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Abstract 
In the design of voltage-controlled oscillators (VCOs) for communication 
systems, timing jitter is of major concern since it is the largest contributor to the 
bit-error rate. The latest deep submicron processes provide the possibility of 
higher oscillator speed at the cost of increased device noise and a higher 1/f noise 
corner. Therefore it is crucial to characterize the upconverted 1/f noise for 
practical applications. 
This dissertation presents a simple model to relate the time domain jitter and 
frequency domain phase noise in the presence of non-negligible 1/f noise sources. 
It will simplify the design, simulation, and testing of the PLL, since with this 
technique only the open loop VCO needs to be considered. Design methodologies 
for white noise dominated ring oscillators and PLLs are also developed by 
analyzing the upconverted thermal noise in time domain using a LTI model. The 
trade-off and relationship between jitter, speed, power dissipation and VCO 
geometry are evaluated for different applications. This model is supported by the 
measured data from 24 ring oscillators with different geometry fabricated in 
TSMC 0.18µm process. 
The theory developed in this dissertation is applied to the design of PLL- and 
DLL- based true random number generators (TRNG) for application in the area of 
“smart cards”. New architectures of dual-oscillator sampling and delay-line 
sampling are proposed for random number generation, which has the advantage of 
lower power dissipation and lower cost over traditional approaches. Both 
structures are implemented in test chips fabricated in AMI 1.5µm process. The 
PLL-based TRNG passed the NIST SP800-22 statistical test suite and the DLL-
based TRNG passed both the NIST SP800-22 statistical test suite and the Diehard 
battery of tests. 
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Chapter 1: Introduction 
 
1.1 Motivation 
Voltage-controlled oscillators (VCOs) are widely used in modern 
communication systems and play a critical role in applications such as clock 
generation and recovery [1]-[3]. VCOs are also applicable in the area of 
cryptography; the method of oscillator-sampling is the most popular approach by 
far to generate high quality random numbers in system-on-chip designs for data 
encryption [4]-[6], due to the advantages of less die area, improved power 
efficiency, and high speed. 
In most applications, the dominant sources of jitter in oscillators are 1/f and 
white noise. Previous research in this area was concentrated on white noise and 
the theory was well developed [7]-[11]. Since the 1/f3 phase noise corner was 
usually inside the loop bandwidth of the phase-locked loops (PLL), the 1/f noise 
contribution was “tracked out” by the PLL so that it was negligible.  
The latest deep submicron processes provide the possibility of higher VCO 
speed. But they also introduce the problem of a higher 1/f3 phase noise corner. In 
previous work [7] and [8], the VCO design process was simplified by assuming 
the 1/f3 phase noise corner to lie below the PLL loop bandwidth. In a deep 
submicron process this assumption is no longer valid. 
Several analytical models for the phase noise upconverted from 1/f device 
noise have been proposed recently [12]-[14]. The data from ring oscillators in [15] 
suggest that the jitter introduced by the 1/f noise over time delay ∆T is of the form 
ζ∆T, but no analytical model was provided for calculating ζ. 
This dissertation will extend the work in [8] to account for the 1/f noise 
contribution, discuss the relationship between jitter and the geometry of ring 
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oscillators, and apply the developed theory to the design of true random number 
generators for cryptography applications. 
 
The key contributions of this work are: 
1. A technique to relate frequency and time domain oscillator and PLL 
performance in the presence of non-negligible 1/f noise sources. This technique 
will give designers the flexibility of working in whatever domain is easiest while 
still being able to accurately predict performance when measured by the end user. 
It also simplifies the design, simulation, and testing of the PLL, since with this 
technique only the open loop VCO needs to be considered. 
2. Design methodologies for white noise dominated ring oscillators and PLLs. 
Thermal noise upconversion in ring oscillators is analyzed in time domain using a 
LTI model. This developed theory is supported by the measured relationship of 
jitter and VCO geometry from a test chip fabricated in TSMC 0.18µm process. As 
feature sizes scale down, wider PLL loop bandwidth is necessary to minimize the 
higher 1/f noise corner effect. This work also shows that jitter caused by white 
noise sources can be reduced by increasing the VCO’s channel width and 
carefully choosing channel length and number of stages. 
3. The design and implementation of PLL- and DLL- based true random 
number generators based on the theory developed in this dissertation for 
application in the area of “smart cards”. New architectures of dual-oscillator 
sampling and delay-line sampling are proposed for random number generation. 
The main advantage over the traditional approach is the capability of achieving 
the same data rate using slower clocks, thus enabling cheaper process, lower 
power, and lower cost. 
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1.2 Organization 
This dissertation is divided into eight chapters. Chapter 2 introduces the basic 
concepts of jitter and phase noise. Chapter 3 presents the developed technique to 
relate frequency and time domain oscillator jitter performance. VCO jitter and 
phase noise measurement techniques are first reviewed in Section 3.2. Detailed 
theory derivations are covered in Section 3.3. 
In Chapter 4, the relationship between jitter and phase noise are analyzed for 
closed-loop PLLs. It starts with reviews of PLL loop and jitter transfer functions 
and frequency domain measurement techniques. Time domain measurement 
techniques are then discussed with theory development for each case. Two 
important results in this chapter are the close-loop jitter prediction in Section 4.3.2 
and the upper bound for the total self-referenced jitter in Section 4.4.2. 
Chapter 5 proposes ring oscillator and PLL design methodologies for different 
applications based on the developed relationship between jitter, speed, power 
dissipation and VCO geometry. The jitter upconverted by thermal noise is 
modeled in time domain for CMOS inverters in Section 5.3. This developed 
model is discussed in Section 5.4 and 5.5 for different applications and supported 
by experimental results in Section 5.6. Proposed design methodologies are then 
summarized in Section 5.7. 
The model developed in Chapter 5 is applied to the design of PLL- and DLL-
based true random number generators (RNGs) in Chapter 6 and Chapter 7. There 
are detailed time domain analysis, Matlab simulation, and circuit description for 
the PLL-based RNG in Chapter 6, while only a quick analysis is presented for the 
DLL-based RNG in Chapter 7 since these two architectures are similar. 
Chapter 8 summarizes the contributions of the thesis and pointing out possible 
areas for future work. 
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Chapter 2: Jitter and Phase Noise Concepts 
 
2.1 Definition 
Phase noise and jitter are different ways of quantifying the same phenomenon. 
Jitter is the time domain manifestation of the noise sources in oscillators, and is 
defined as the short-term variations of a digital signal’s significant instants from 
their ideal positions in time [16]. 
As illustrated in Figure 2.1, for an ideal noiseless sinusoidal oscillator, the 
zero crossing times of the oscillation waveform are evenly spaced at intervals of 
half of the period T0. In frequency domain, the entire power of the oscillator will 
be located at the fundamental frequency, f0=1/T0, and the spectrum is an ideal 
impulse. 
IDEAL SINE WAVE PHASE NOISE
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Figure 2.1 Clock jitter in time and frequency domains. 
However, the noise adds uncertainty to the zero crossing times and introduces 
jitter. This results in variations in oscillating frequency from the ideal constant. 
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Since phase is the integral of frequency, the output phase will not increase 
uniformly, but executes a “random walk” around the ideal phase. This rapid, 
short-term, random fluctuation in the phase caused by time domain instability is 
defined as phase noise. In the frequency domain, the phase noise appears as 
“close in” sidebands around the carrier frequency as shown in Figure 1.1. Phase 
noise is usually specified in dBc/Hz at a given offset frequency, where dBc is the 
level in dB relative to the carrier. 
By convention, timing variations are split into two categories, jitter and 
wander [17]. Wander is timing variations that occur slowly. According to ITU 
specifications [18], the threshold between wander and jitter is defined to be 10Hz. 
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2.2 Jitter Classification 
There are two main types of jitter: deterministic jitter (DJ) and random jitter 
(RJ). DJ and RJ are also referred to as systematic and non systematic jitter 
respectively [19]. 
DJ is timing jitter that is repeatable and predictable. It is always bounded in 
amplitude and the bounds can usually be observed or predicted with high 
confidence. DJ comprises data dependent jitter (DDJ) and jitter which is bounded 
and uncorrelated to the data (BUJ) [19]. DDJ is the jitter that is added when the 
transmission pattern is changed from a clock like to a non-clock like pattern. The 
main sources of BUJ are duty cycle distortion, crosstalk, EMI radiation, and noise 
from power supply and substrate.  
Random jitter (RJ) is the timing jitter due to random fluctuations and noise 
sources, and cannot be predicted. The main sources of RJ are 1/f noise (flicker 
noise) and white noise (shot noise and thermal noise). The jitter due to white 
noise is Gaussian random processes since the sum of a large number of 
statistically independent events will approach a Gaussian distribution by the 
central limit theorem. 
This work will concentrate on RJ since RJ is not bounded in amplitude, and 
there is no way to eliminate RJ from a system since it is caused by fundamental 
noise. 
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2.3 Current and Noise Models for MOSFETs 
 
2.3.1 Current Model 
For long-channel MOS transistors in the saturation region, the drain current is 
ID given by the square-law model [20] 
 21
2D eff ox eff
WI C V
L
µ=  (2.1) 
where µeff is the effective mobility, Cox is the gate-oxide capacitance per unit area, 
W and L are the channel width and length, and Veff is the transistor gate over-
drive voltage defined by 
 eff GS TV V V= −  (2.2) 
where VGS is the gate-to-source voltage and VT is the threshold voltage. 
The transconductance gm is 
 Dm eff ox eff
eff
I Wg C V
V L
µ∂= =∂  (2.3) 
Mobility depends on bias conditions and many process parameters such as 
gate oxide thickness, substrate doping concentration, threshold voltage, gate and 
substrate voltages, etc [21]. Reference [22] proposed an empirical unified 
mobility model as 
 0
0
1
eff n
effE
E
µµ =  +   
 (2.4) 
where µ0 is the zero field mobility, E0 and n are empirical constants, and Eeff is the 
average electrical field experienced by the carriers in the inversion layer which 
can be approximated by [21] 
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6
GS T
eff
ox
V VE
T
+≈  (2.5) 
where Tox is the gate oxide thickness. 
By taking the Taylor approximation of (2.4), the effective mobility is modeled 
in the BSIM3 model as [21] 
 0 2
1
eff
GS T GS T
a b
ox ox
V V V VU U
T T
µµ =    + ++ +      
 (2.6) 
where Ua and Ub are first and second order mobility degradation coefficients, 
which can be determined by fitting (2.6) to the unified formulation of (2.4). 
For short-channel MOS transistors in the saturation region, the drain current 
will deviate from the value predicted by the square-law model of (2.1) due to the 
short channel effects [20]. When the electric field under the gate of MOSFETs 
reaches a critical value Ec, the velocity of the carriers will saturate at a value vsat. 
The µeff is no longer a constant and is a function of the transverse field in the 
inversion layer. The empirical expression for the velocity of the carriers is [22] 
 1
eff
c
d
c
sat c
E
for E EE
v E
v for E E
µ ≤ +=  ≥
 (2.7) 
where the critical electric field Ec is 
 2 satc
eff
vE
µ
=  (2.8) 
By taking into account the velocity saturation, the drain current ID can be 
modeled by [23] 
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2
eff
D ox sat
eff c eff
V
I WC v
V E L
= +  (2.9) 
where Leff is the effective channel length due to the short channel modulation. 
Equation (2.9) will approach the classic square-law of (2.1) for long-channel 
MOS transistors since the Veff in the denominator of (2.9) is negligible when 
L>>Veff/Ec. Therefore the current model of (2.9) is applicable to both long- and 
short-channel MOSFETs operating in the saturation region. 
By defining the critical channel length Lc as 
 = effc
c
V
L
E
 (2.10) 
the drain current can also be modeled by 
 21
2D eff ox effeff c
WI C V
L L
µ= +  (2.11) 
When L<< Lc, (2.9) and (2.11) will approach 
 when= <<D ox sat eff cI WC v V L L  (2.12) 
and the transconductance gm is [22] 
 when= = <<Dm ox sat c
eff
Ig WC v L L
V
 (2.13) 
Therefore for a MOSFET operating in the saturation region with extremely 
short channel, the drain current increases linearly with Veff and the only way to 
get a larger transconductance is to increase the channel width since decreasing 
channel length will not help any more. 
Figure 2.2 shows the comparison of the drain current ID calculated by (2.9) 
and simulated by Spectre using the BSIM3 model [21] for a NMOS transistor in 
 10
IBM 0.13µm process which is biased in the saturation region. The agreement 
between the predicted and simulated results is within 10%. 
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(a) Drain current versus the channel width. 
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(b) Drain current versus the channel length. 
Figure 2.2 Evaluation of the current model in equation (2.9). 
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The relationships between the drain current ID and the transistor geometry 
observed from Figure 2.2 are as follows:  
1. ID is proportional to W for both long- and short-channel MOSFETs; 
2. The current model of (2.9) predicts that ID is inversely proportional to L for 
long-channel MOSFETs and has no dependency on L for short-channel 
MOSFETs. From Figure 2.3 which shows only the simulated ID in Figure 2.2b on 
a log-log scale, ID is observed with a slope of -1 for L around 1µm. When L gets 
shorter, ID shows less dependency on L. For L in the range of [0.18µm, 0.3µm], 
the observed slope of ID has changed from -1 to -0.5, indicating ID is inversely 
proportional to square root of L in this region. 
3. From Figure 2.2b, the drain current is not entirely saturated even at the 
minimum channel length of 0.12µm. 
For MOSFETs in the triode region, it is straightforward that the drain current 
is given by 
 1
2D ox GS T DS DSeff c
WI C V V V V
L L
µ  = − − +    (2.14) 
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Figure 2.3 Simulated drain current versus L. 
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2.3.2 Thermal Noise 
Thermal noise is generated by the effective channel resistance Rch and is 
modeled by [24] 
 
2 2
z
4 A
H
n
ch
i kT
f R
 =  ∆  
 (2.15) 
where k is the Boltzmann’s constant and T is the temperature in Kelvin. 
For long channel CMOS transistors, the thermal noise current spectral density 
is given by [20] 
 
2
2
4n
eff inv
i kT Q
f L
µ=∆  (2.16) 
with 
 
2
1
3
1
2
− +
= =
−inv ox eff ox eff
Q C WLV C WLV
ηη
γη  (2.17) 
 ( )0bulk SL S
eff
A
V
ψ ψη −=  (2.18) 
where Abulk is the correction factor for the linearized bulk charge, ψS0 is the 
surface potential at source and ψSL is the surface potential at the drain. 
By defining the zero-bias drain source conductance gd0 as 
 0d eff ox eff
Wg C V
L
µ=  (2.19) 
(2.16) can be written as 
 
2 2
0
z
A4
H
n
d
i kT g
f
γ  =  ∆    (2.20) 
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with γ=2/3 for MOSFETs in the saturation region and γ varies from 2/3 to 1 as the 
drain-to source voltage VDS varies from zero to the onset of the saturation [20].  
Substituting the expression of gd0 in (2.19) into (2.20), the thermal noise 
current spectral density of long-channel MOSFETs in the saturation region is 
 
2 2
z
8 A
3 H
n
eff ox eff
i WkT C V
f L
µ  =  ∆    (2.21) 
For short-channel MOSFETs in the saturation region, equation (2.21) will not 
be valid since the mobility of the carriers is degraded due to the lateral electric 
field and the infinitesimal channel segment cannot be regarded as a linear resistor 
any more [26]. Reference [25] reported large excess channel noise in short-
channel MOS transistors. The representation of (2.20) can still be used, with the 
parameter γ observed to be two or three times larger than that of long-channel 
MOS transistors in saturation [26], [27], [31]. 
The thermal noise behavior of short-channel MOSFETs in the saturation 
region is not well understood yet and even controversial. Many approaches are 
based on a two-section channel model in which the channel of the MOSFET is 
divided into two regions: a gradual channel region of length Lelec and a velocity 
saturation region of length ∆L [27], as shown in Figure 2.4.  
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Figure 2.4 Channel cross section of a MOSFET in the saturation region. 
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References [25] and [28]-[30] attempted to explain the excess factor γ by 
introducing the hot electron effect in velocity saturation region. But the reported 
thermal noise in MOSFETS fabricated in 0.18µm processes shows that the excess 
factor γ does not exceed more than two at strong inversion [31], [32]. And some 
experimental works even address that the excess noise due to hot electrons in 
velocity saturation region is negligible [31], [33]. Reference [27] states that there 
is no noise current (or current fluctuation) generated in the velocity saturation 
region, because Ohm’s law is not valid in the velocity saturation region and the 
carriers which travel at their saturation velocity will not respond to the local 
change of the electric field caused by the noise voltage fluctuation. 
The latest work in [26] developed a model which takes into account both 
velocity saturation effect and carrier heating effect, while ignoring the noise in the 
velocity saturation region. It shows that the well-known formula (2.16), which is 
valid for the long-channel MOS devices, can be extended into the short channel. 
This model has been verified by measurement results from MOSFETs in a 
0.18µm process, and the extracted excess factor γ increased steadily with the drain 
bias in the saturation region due to the channel length modulation effect.  
In order to simplify the analysis, this work will still use the compact noise 
model in (2.20), and let the factors γs and γt vary to account for the excess noise in 
short-channel MOSFETs operating in the saturation and triode region respectively. 
Therefore for short-channel MOSFETs in saturation, the thermal noise current 
spectral density is modeled by 
 
2 2
z
A4
∆ H
n
s eff ox eff
i WKTγ µ C V
f L
 = ⋅   
 (2.22) 
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2.3.3 1/f Noise 
First observed by Johnson [34] in early amplifiers, the 1/f (flicker) noise 
prevails in many semiconductor devices. There are two theories to explain the 
physical origins of 1/f noise. Originally proposed by McWhorter [35], the carrier 
number fluctuation theory [36]-[39] believes that the 1/f noise is attributed to the 
random trapping and detrapping processes of charges in the oxide traps associated 
with contamination and crystal defects near the Si-SiO2 interface. The charge 
fluctuation results in fluctuation of the surface potential and thus modulates the 
channel carrier density. Since the carrier lifetime in silicon is on the order of tens 
of microseconds, the resulting current fluctuations are concentrated at lower 
frequencies [40]. Typically PMOS transistors have less 1/f noise than NMOS 
transistors since their majority carriers (holes) are less likely to be trapped [41]. 
The mobility fluctuation theory [42]-[45] explains the 1/f noise as a result of 
the fluctuations in the mobility based on the Hooge’s empirical equation [42]. 
Reference [46] and [47] found that both carrier number fluctuations and 
correlated mobility fluctuations result in 1/f noise of MOS devices and unified 1/f 
noise models were proposed [46]-[49].  
The BSIM3v3 noise model in [48] is available in SPICE and shows good 
fittings with experimental 1/f noise results. It models the 1/f noise of MOSFETs 
in saturation as 
 
( ) ( )
( )
22 *
2 20
0 08 2 *
2 2
28 2 *
∆ 10 2
∆
10
D effn
L L
ox L
D L L
L
kTq I µi N N CAIn B N N N N
f C L f N N
kTI A BN CNL
WL f N N
 += + − + − + 
+ ++
+
 (2.23) 
with 
 ( ) ( )0 0 ox GS TqN qN C V V= = −  (2.24) 
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 ( ) ( )L ox GS T DSqN qN L C V V V= = − −  (2.25) 
 ( )* 2ox d itkT C C CN q
+ +=  (2.26) 
where A, B and C are three noise fitting parameters, N0 is the charge density at 
the source side, NL is the charge density at the drain side, Cd is the depletion layer 
capacitance and Cit is the interface trap capacitance, and ∆L is the electrical 
channel length reduction due to channel length modulation. 
Substituting the expression of ID in (2.1) and (2.12) into (2.23), the 1/f noise 
current spectral density is related to the channel length L by 
 
2 3
2
1
1∆
c
n
c
when L Li L
f when L L
L
∝ 
?
?
 (2.27) 
Reference [50] reported that the 1/f noise spectral density is proportional to 1/L3 
from the experimental results of four MOSFETs with L from 0.8µm to 3.8µm, 
which supports the relationship of (2.27) for the long-channel case.  
From (2.27), as the channel length scales down in the same semiconductor 
process, the 1/f noise current spectral density will increase at least quadratically, 
while the thermal noise current spectral density only increases linearly with a 
slightly increased excess factor γ according to (2.22). This results in that the 1/f 
noise corner, at which the 1/f noise and white noise have the same level of 
spectral density, increases at least linearly when the channel length scales down as 
illustrated in Figure 2.5. 
For the scaling across different deep submicron processes, the experimental 
results in [51] show that with technology scaling from 0.35µm to 0.13µm at a 
constant drain current of 10mA, the 1/f noise current spectra density is 
proportional to 1/L3 for thin gate oxide NMOS transistors with minimum channel 
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lengths. These results showed a much stronger dependence of L than the model of 
(2.23) which predicts that the 1/f noise current spectra density is proportional to 
1/L2 when the drain current is kept constant. The authors of [51] explained their 
results with the process-dependent parameters in (2.23) and the use of nitrided 
gate oxide for the processes with feature sizes of 250nm and below.  
The use of nitrided oxides has become attractive in deep submicron processes 
for a number of reasons [52-54]. It provides resistance to interface state 
generation during hot-carrier degradation, it is robust in a radiation environment, 
it is essential to suppress impurity diffusion into the gate oxide, and it is able to 
provide increased gate dielectric capacitance density without compromising the 
gate leakage current [55]. However, the use of nitrided oxides significantly 
increases the 1/f noise in MOSFETs through the introduction of interface traps 
[53], [56]. 
Summarizing the above, downscaling CMOS technologies in general raises 
the average 1/f noise level and introduces higher 1/f noise corner. Since the 1/f 
noise will be upconverted in oscillators and giving rise to a 1/f3 sideband around 
the carrier frequency, the characterization of 1/f noise becomes critical for 
oscillators designed in deep submicron processes. 
2
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f∆
log(f)
1
f
1/f noise white noise
dominates dominates
L
2L
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Figure 2.5 Higher 1/f noise corner for MOSFETs with shorter channel length. 
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Chapter 3:  Technique to Relate Frequency and Time 
Domain Oscillator Jitter Performance 
 
3.1 Introduction 
The oscillation frequency of a VCO is specifically designed to be controlled 
by a voltage input Vctl, which is given by 
 0out VCO ctlK Vω ω= + ⋅  (3.1) 
where ω0 is the center frequency and KVCO is the VCO gain factor in the unit of 
[rad/V·sec]. 
Phase is the integral of frequency. Assuming the initial phase to be zero, the 
phase at the VCO output is 
 ( ) ( ) 0
0 0
t t
out VCO ctlt t dt t K V dtφ ω ω= ⋅ = + ⋅∫ ∫  (3.2) 
Therefore the transfer function of the VCO is [57] 
 ( ) VCOKH s
s
=  (3.3) 
The noise sources within the VCO and at the VCO input terminal directly 
modulate the oscillation frequency, which results in the upconverted close-in 
phase noise. The typical oscillator phase noise spectrum is shown in Figure 3.1. 
Since the VCO is a perfect integrator, the integrated white noise is sort of random 
walk and is not stationary, showing a spectrum proportional to 1/f2, where f is the 
offset frequency from the carrier. The 1/f3 region is due to 1/f noise, showing a 
slope of -30dB/dec in the phase noise spectrum on a log-log scale. The corner 
between the 1/f2 and 1/f3 regions is called the 1/f3 phase noise corner, denoted by 
fc in Figure 3.1, and is smaller than 1/f noise corner of the oscillator’s components 
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by a factor determined by the symmetry properties of the oscillation waveform 
[10]. 
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Figure 3.1 Typical oscillator phase noise spectrum. 
Jitter can also be characterized in time domain by measuring the standard 
deviation of the jitter process using oscilloscopes. Therefore a technique for 
relating jitter measures from either domain is desirable so that the designer can 
work in whichever domain is easiest while still being able to accurately predict 
performance when measured by the end user. 
In [8], a technique was developed to relate frequency and time domain 
oscillator performance for oscillators dominated by white noise sources. The 
VCO design process is simplified by assuming the 1/f3 phase noise corner to lie 
below the PLL loop bandwidth and the 1/f noise contribution will be filtered out 
by the loop. Figure 3.2 shows the measured phase noise p.s.d. from a 155MHz 
ring oscillator in a 5GHz fT bipolar process [8]. The 1/ f3 corner frequency is so 
low that only white noise upconverted phase noise is observed.  
Although the use of a deep submicron process allows the possibility of higher 
VCO frequency, it also introduces the problem of a higher 1/f noise corner. Figure 
3.3 shows a typical phase noise spectrum from the single-ended ring oscillators 
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implemented in this work in a 0.18µm process. The 1/f3 phase noise corner is 
located at an offset frequency of approximately 1MHz for a 60MHz carrier, 
locked by a PLL with 30 kHz loop bandwidth. Therefore the assumption of white 
noise domination is no longer valid, and the theory in [8] needs to be extended. 
 
Figure 3.2 Phase noise p.s.d. of a 155MHz VCO in a 5GHz fT bipolar process. 
 
Figure 3.3 Typical phase noise p.s.d. of VCOs in a 0.18µm process. 
The high 1/f3 phase noise corner is due to the poor 1/f device noise in the deep 
submicron process. Even though the 1/f3 phase noise corner can be significantly 
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lowered by improving waveform symmetry [10], the applicability is limited for 
ring oscillators since it is impossible to get symmetric rising and falling edges. 
Differential ring oscillators do not have symmetry advantage over single-ended 
peers since it is the symmetry of the half circuits that matters [10]. 
The goal of this chapter is to find an easy link between time domain and 
frequency domain figures of merit without getting into the details of where the 
1/f3 phase noise corner comes from. Section 3.2 will briefly review the 
characterization of VCO jitter and phase noise performance. The development of 
the technique to relate frequency and time domain oscillator performance in the 
presence of non-negligible 1/f noise sources is presented in Section 3.3. Section 
3.4 gives supporting experimental results. 
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3.2 VCO Jitter and Phase Noise Performance Characterization  
 
3.2.1 Frequency Domain Using Spectrum Analyzers 
The free-running VCO can be characterized in the frequency domain using a 
spectrum analyzer. The spectrum analyzer can measure the spectral density of 
phase fluctuations per unit bandwidth. As shown in Figure 3.4, the output of the 
free-running VCO is directly applied to the spectrum analyzer. The resulting 
spectrum, normalized to the carrier power, is SΦOL(f), as shown in Figure 3.5a. 
Figure 3.5b shows the typical phase noise p.s.d. measured by spectrum analyzers 
on a log-log scale. 
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Figure 3.4 Free-running oscillators measurement in frequency domain. 
( )ΦOLS f ( )( )ΦOLlog S f
( )log ff
-30dB/dec
-20dB/dec
3
C
f
1
2
N
f
cf  
                   (a) VCO output spectrum.            (b) Typical phase noise p.s.d. 
      Figure 3.5 Frequency domain measurement result: VCO open loop. 
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White noise upconverted phase noise dominates at higher offset frequencies. 
Its phase noise p.s.d. can be fitted to a characteristic [7] 
 212 rad /HzW
NS
f
 =    (3.4) 
where N1 is the frequency domain white noise figure of merit in the unit of 
[rad2·Hz]. This spectrum shows a slope of -20dB/dec in Figure 3.5b. 
The -30dB/dec region is upconverted from the 1/f noise. Its p.s.d. has the form 
of 
 1/ 3( )f
CS f
f
=  (3.5) 
where C is the frequency domain 1/f noise figure of merit in the unit of [rad2·Hz2]. 
Since at 1/f3 phase noise corner frequency fc, the phase noise due to white 
noise and the 1/f noise are equal, the figure of merit C is calculated as 
 1 cC N f=  (3.6) 
In order to ensure that only phase noise power is present in the waveform, 
some form of limiting is usually used to remove the amplitude noise in practice 
[58]. And to get accurate results, the noise floor of the spectrum analyzer must be 
lower than the phase noise of the oscillator under test. 
This is a simple, quick test to obtain frequency domain figures of merit N1 and 
C. But in general, the free-running VCO drifts randomly with typical rate of 10 
ppm/min [59], while it usually takes 2 to 5 minutes for the spectrum analyzer to 
perform a single test, which introduces measurement errors. To stabilize the 
frequency of the device-under-test, the VCO is usually locked to an ultra low 
noise reference clock in the measurement, rather than free-running, which will be 
discussed in Chapter 4. 
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3.2.2 Time Domain: Equivalent Time Oscilloscope Method 
Most types of jitter can be characterized in the time domain by equivalent 
time sampling oscilloscopes using the method of two-sample standard deviation 
[8].  
The idea is to construct a histogram of threshold crossings from the VCO 
output waveform during a user defined time window. As illustrated in Figure 3.6, 
the output of the free-running VCO is directly applied to the sampling 
oscilloscope as both the trigger and the input. The sampling oscilloscope 
compares the phase difference between transitions in the clock waveform, 
separated by a delay ∆T derived from the internal time base of the sampling 
oscilloscope. Then a distribution of the threshold crossing times is observed, and 
the standard deviation of this distribution, σ∆T, is the rms jitter accumulated in the 
time delay ∆T. 
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Figure 3.6 Jitter measurement over time delay ∆T. 
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The amount of the accumulated jitter depends on the delay ∆T. As shown in 
Figure 3.7, by varying the time delay ∆T and repeating the measurement 
procedure, the measured standard deviation σ∆T can be plotted as a function of 
delay ∆T on a log-log scale, which is called a “kappa plot”.  
∆κ T
∆Tlog(σ )
slope=1
slope=0.5
∆ζ T
log(∆T)Ct  
Figure 3.7 Measurement result: Time domain, open loop. 
For short delays the VCO is dominated by white noise. The rms jitter after 
time delay ∆T is [7] 
 ( ) [ ]sec rmsW T Tσ κ∆ = ∆  (3.7) 
where κ is the time domain white noise figure of merit. Therefore it shows a slope 
of 0.5 in the kappa plot on a log-log scale. κ is related to the frequency domain 
white noise figure of merit N1 by [7] 
 1
0
sec
N
f
κ  =    (3.8) 
where f0 is the VCO’s oscillating frequency. 
For longer delays over which the VCO is dominated by the 1/f noise, (3.7) 
changes to [15] 
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 ( )1/ ∆ ∆fσ T ζ T=  (3.9) 
where ζ is the time domain 1/f noise figure of merit, and it is a dimensionless 
constant.  
The time delay at the “corner” between these two regions is the 1/f transition 
time, denoted by tc in Fig. 3.7. 
In this measurement, the internal time base of the sampling oscilloscope is the 
reference which defines the delay interval ∆T. Therefore the jitter floor of the 
sampling oscilloscope must be better than the clock under test. 
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3.2.3 Time Domain: Real-Time Oscilloscope Method 
The equivalent time sampling oscilloscopes can only acquire statistics for a 
clock edge at a single delay [60]. Recently introduced digital oscilloscopes [61] 
can acquire jitter information on thousands of clock edges in a single shot and 
store results as time interval error (TIE) data, as illustrated in Figure 3.8. 
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Time Interval Error
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Figure 3.8 Time interval error. 
 TIE is the timing variation for each active clock edge from the ideal position 
[61], given by: 
 [ ] 0[ ]clock clockTIE n T n n T= − ⋅  (3.10) 
where TIEclock[n] is the clock time interval error after the nth clock cycle, Tclock[n] 
is the specified clock edge, and T0 is the calculated ideal clock period.  
TIE actually consists of samples of the continuous time phase noise process. 
The time domain figures of merit κ and ζ can be obtained by post-processing the 
TIE data. The algorithm is as follows: 
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1. Construct the distributions of threshold crossing times by calculating the 
distribution matrix 
 [ ] [ ] [ ], , 1, 2,...clock clockDistribution n j TIE j n TIE j n j= + − =  (3.11) 
The nth row of the distribution matrix forms the histogram of threshold crossing 
times with jitter accumulated in n clock cycles. 
2. Calculate the standard deviation of each row in the distribution matrix to 
obtain the rms jitter accumulated in different cycles as illustrated in Figure 3.9: 
 ( ) [ ] [ ]( )0 , 1, 2,...clock clocknT stdev TIE j n TIE j n jσ = + − =  (3.12) 
3. Plot the rms jitter vector σ(nT0) versus its time stamp, nT0, to get “Kappa” 
plot. Then the time domain figures of merit κ and ζ can be extracted.  
t
TIE2-TIE1 TIE3-TIE2 TIE4-TIE3
( )0σ T
 
Figure 3.9 TIE data post-processing. 
Appendix A shows a Matlab implementation of this proposed algorithm. Fig. 
3.10 shows the TIE and post-processed kappa plot for a 150MHz VCO designed 
in this work.  
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(a) Time Interval Error for a 150MHz VCO in this work. 
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(b) Extracted kappa plot from the TIE data in (a). 
Fig. 3.10 TIE and post-processed kappa plot for a 150MHz VCO. 
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3.3 Theoretical Development 
 
3.3.1 Near-carrier Oscillator Spectrum 
As discussed in Section 3.2.1, the typical phase noise spectrum for an open-
loop VCO is as shown in Fig. 3.11a.  
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Fig. 3.11 Phase noise p.s.d with close-in corner frequencies. 
The white noise integrated phase noise has the p.s.d. in the form of 
 12W
NS
f
=  (3.13) 
The 1/f noise upconverted phase noise has the p.s.d. in the form of  
 11/ 3( )
c
f
N fS f
f
=  (3.14) 
However both equation (3.13) and (3.14) indicate that the phase noise power 
goes to infinity at the carrier frequency which is obviously contradictory to reality. 
In [12] and [13] mathematical models are developed for the near-carrier phase 
noise spectrum, but the theory is still incomplete. For practical purposes, cutoff 
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frequencies γ1/f and γw are assumed to exist at very small offset frequencies 
(several hertz or below) in this work so that the phase noise power at the carrier is 
finite, as shown in Fig. 3.11b. Therefore, the double sideband p.s.d. of the white 
noise and 1/f noise upconverted phase noise are modeled as 
 
1
2
2( )
1
w
W
w
N
γS f
f
γ
=  +   
 (3.15) 
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3.3.2 Relationship between Jitter and Phase Noise 
The time domain jitter measurement using the method of two-sample standard 
deviation in Section 3.2.2 is actually a sampling process of the phase difference 
between the threshold crossings of the reference and the observed transitions. The 
testing equipment, such as the sampling oscilloscope, can be modeled as a linear 
time invariant (LTI) sampling system with the impulse response of 
 ( ) ( )( ) ∆h t δ t T δ t= + −  (3.17) 
The transfer function of this LTI system is 
 ∆( ) 1jω TH jω e= −  (3.18) 
If the upconverted phase noise is wide sense stationary (WSS), the variance of 
the jitter process at the output of this system can be obtained by 
 ( ) ( ) 22 2Φ ( ) 2 [rad ]σ T S f H j πf df∞−∞∆ = ∫  (3.19) 
Therefore the relationship between jitter and phase noise is 
 ( ) ( )2 2 2Φ0∆ 8 ( )sin ∆ [rad ]σ T S f π Tf df∞= ∫  (3.20) 
or 
 ( ) ( )2 2 2Φ2 2 0
0
2∆ ( )sin ∆ [sec ]σ T S f π Tf df
π f
∞= ∫  (3.21) 
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3.3.3 Jitter Due to White Noise 
Since the jitter process due to white noise over a finite time interval is WSS 
[8], its variance can be calculated by applying (3.21) 
 ( ) ( ) ( )
2
2 21
22 2 0
0
/2∆ sin ∆
1 /
w
W
w
N γσ T π Tf df
π f f γ
∞= +∫  (3.22) 
The result is  
 ( ) ( )( )2 1 2
0
∆ 1 exp 2 ∆
2W ww
Nσ T πγ T
πγ f
= − −  (3.23) 
Since the time delay ∆T usually cannot exceed several milliseconds in the 
measurements due to the record length limitation of the sampling or the digital 
oscilloscope, it is reasonable to assume 
 2 ∆ 1wπγ T <<  (3.24) 
Using the Taylor approximation, 
 ( )exp 2 ∆ 1 2 ∆w wπγ T πγ T− ≈ −  (3.25) 
equation (3.23) is approximated by 
 ( )2 12
0
∆ ∆W
Nσ T T
f
=  (3.26) 
Therefore the rms jitter due to white noise is 
 ( ) [ ]1
0
∆ ∆ ∆ sec rmsW
N
σ T T κ T
f
= =  (3.27) 
Result of (3.27) matches the result in [7] for white noise integrated phase 
noise. 
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3.3.4 Jitter due to the 1/f Noise 
The 1/f noise is a non-stationary process, and there is still controversy about 
its modeling. But for practical purposes it can be modeled as a colored stationary 
process [14]. After the upconversion, the integrated jitter process with p.s.d. 
modeled by (3.16) is well-behaved and upper bounded. For simplicity in analysis, 
it is also modeled as a WSS process. Under this assumption, the jitter due to the 
1/f noise can be computed by applying (3.21) 
 ( ) ( ) ( )
3
1 1/2 2
1/ 32 2 0
0 1/
/2∆ sin ∆
1 /
c f
f
f
N f γ
σ T π Tf df
π f f γ
∞=
+∫  (3.28) 
The integral in (3.28) is too complicated to be computed analytically. For 
simplification, (3.28) is approximated as the summation of the integral of two 
parts, the plateau region and the -30dB/dec region in Fig. 3.11. 
The jitter due to the plateau region of the phase noise p.s.d. is 
 ( ) ( )1/2 212 2 30
0 1/
2∆ sin ∆f
γ c
P
f
N fσ T π Tf df
π f γ
= ∫  (3.29) 
which equals 
 ( ) ( )1/2 12 2 2
0 1/ 1/
sin 2 ∆
∆ 1
2 ∆
fc
P
f f
πγ TN fσ T
π f γ πγ T
  = −  
 (3.30) 
Under the condition of (3.24), and using the Taylor approximation, 
 ( ) 31sin
6
x x x≈ −  (3.31) 
(3.30) can be simplified to 
 ( )2 21 2
0
2∆ ∆
3
c
P
N fσ T T
f
=  (3.32) 
 35
Result of (3.32) does not show any dependency on the cut-off frequency γ1/f. 
The reason is that the shaping function 
 ( ) ( )22sin ∆ ∆ when ∆ 1π Tf π Tf π Tf≈ ?  (3.33) 
and the integral of this shaping function over the frequency in [0, γ1/f] is 
proportional to γ31/f, while the p.s.d. in the plateau region is proportional to 1/γ31/f, 
with the results that the product of both is independent of γ1/f. 
The jitter due to the -30dB/dec region is computed by 
 ( ) ( )
1/
2 21
2 2 3
0
2∆ sin ∆
f
c
F γ
N fσ T π Tf df
π f f
∞= ∫  (3.34) 
The result is  
 ( )2 21 2
0
∆ ∆cF
N f βσ T T
f
=  (3.35) 
where 
 
( ) ( ) ( )
2
1/ 1/
1/
1/ 1/
sin ∆ sin 2 ∆
2cos int 2 ∆
∆ ∆
f f
f
f f
πγ T πγ T
β πγ T
πγ T πγ T
  = + −  
 (3.36) 
The function cosint(x) in (3.36) is the cosine integral function defined by 
 
0
cos 1cos int( ) ( )
x tx γ In x dt
t
−= + + ∫  (3.37) 
where γ is Euler's constant 0.577215664… Under the condition of (3.24), 
 
( )1/
1/
sin 2 ∆
1
2 ∆
f
f
πγ T
πγ T
≈  (3.38) 
Therefore, 
 ( )1/3 2cos int 2 ∆fβ πγ T≈ −  (3.39) 
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The total jitter due to the 1/f noise is obtained by the summation of (3.32) and 
(3.35), which is 
 ( )2 2 211/ 2
0
∆ ∆cf
N fσ T α T
f
=  (3.40) 
where 
 ( )2 1/11 2cos int 2 ∆3 fα πγ T= −  (3.41) 
So the rms jitter due to the 1/f noise is  
 ( ) [ ]11/
0
∆ ∆ sec rmscf
N f α
σ T T
f
=  (3.42) 
or 
 ( ) [ ]1/ ∆ ∆ sec rmsf cσ T κ f α T=  (3.43) 
Thus the analytical expression of the figure of merit ζ is 
 cζ κ f α=  (3.44) 
Fig. 3.12 shows that α varies very slowly versus 2πγ1/f∆T through an 11 
decade range of arguments. In the measurement of just 2 or 3 decades, α is almost 
a constant. Therefore from (3.43) we are able to approximate that the rms jitter 
due to the 1/f noise is proportional to the measurement time delay ∆T. 
Since 1/f noise dominates at longer delays and the jitter due to 1/f noise 
usually appears in the time delay interval of [1E-7, 1E-5] second, α can be taken 
to be approximately as 5. Hence equation (3.43) can be simplified to 
 ( ) [ ]1/ ∆ 5 ∆ sec rmsf cσ T κ f T≈  (3.45) 
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And the frequency domain and time domain 1/f noise figures of merit are 
related as 
 
0
5 Cζ
f
≈  (3.46) 
α
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Fig. 3.12 Evaluation of α. 
 
3.3.5 1/f Transition Time tc 
The total rms jitter over time delay ∆T is 
 [ ]2 2∆ ∆ sec rmstotal cσ κ T f α T= +  (3.47) 
By solving for the time at which equation (3.27) and (3.43)  are equal, the 1/f 
transition time tc is related to the 1/f3 phase noise corner fc by 
 [ ]21 secc
c
t
α f
=  (3.48)
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3.4 Experimental Verification 
To verify the model proposed in Section 3.3, jitter and phase noise 
measurements were made for single-ended CMOS ring oscillators fabricated in 
TSMC 0.18µm process. The measurements were performed using a LeCroy 
Wavemaster 8600A digital oscilloscope [61] and an Agilent Technologies 
E4440A spectrum analyzer [63].  
The ring oscillators under test were implemented with the so-called current-
starved inverters [40] as shown in Figure 3.13. M1 and M2 form the CMOS 
inverter. M3 and M4 are the control transistors which determine the current 
available for switching and thus control the speed of the VCO. The PMOS 
transistors are sized relative to NMOS transistors to provide rise and fall times 
that as symmetric as possible, and the control transistors are twice the size of the 
switching transistors. 
VDD
Pctl
Nctl
4M
1M
2M
3M
VoutVin
 
Figure 3.13 The current-starved inverter. 
Table 3.1 gives information on the VCO configurations and measurement 
results, as well as predicted ζ based on the measured κ and fc by equation (3.45). 
The agreement between the predicted and measured results is within 10%. 
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TABLE 3.1 Measured and predicted ζ for implemented ring oscillators. 
 
Index N f0 [Hz] 
W/L  
of M1 
[µm/µm]
κ [ sec ] fc  [Hz] Pred. ζ Meas. ζ Error 
10/0.18 4.49E-09 1.14M 2.40E-05 2.62E-05 8.51%
20/0.18 3.13E-09 950k 1.53E-05 1.60E-05 4.66%
60/0.18 1.80E-09 1.13M 9.57E-06 9.12E-06 4.90%
VCO  
set I 25 250M 
100/0.18 1.45E-09 805k 6.50E-06 7.07E-06 8.06%
10/0.6 4.48E-09 921k 2.15E-05 2.09E-05 2.86%
20/0.6 3.64E-09 1.16M 1.96E-05 1.82E-05 7.70%
60/0.6 2.81E-09 884k 1.32E-05 1.29E-05 2.40%
VCO  
set II 7 250M 
100/0.6 2.49E-09 878k 1.17E-05 1.07E-05 9.03%
10/1.8 9.76E-09 766k 4.27E-05 4.13E-05 3.42%
20/1.8 7.13E-09 740k 3.07E-05 3.01E-05 1.88%
60/1.8 5.68E-09 699k 2.37E-05 2.20E-05 7.93%
VCO  
set III 3 90M 
100/1.8 4.95E-09 689k 2.05E-05 2.18E-05 5.76%
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Chapter 4:  Technique to Relate Frequency and Time 
Domain PLL Jitter Performance 
 
4.1 Loop and Noise Transfer Function 
A phase-locked loop is basically and oscillator whose frequency is locked 
onto a clock reference by a feedback control loop [64]. Figure 4.1 shows a block 
diagram of the PLL consisting of a phase detector (PD), a loop filter (LP), and a 
VCO. θi is the input phase that PLL is trying to track, and θo is the phase of the 
VCO output. θn represents the phase noise of the VCO referred to its output. Kd is 
the phase-detector gain factor and is measured in unit of [V/rad]. KVCO is the 
VCO gain factor and has the unit of [rad/V·sec]. Any of the PLL components 
shown in Figure 4.1 can contribute to jitter. But usually jitter from the VCO 
dominates [8].  
F(s)
Loop
Filter VCO
Phase
Detector
( )d d i ov K θ θ= − o VCO cd K vdt
θ =
VCOK
s
cviθ
+
nθ
+
+ oθ-
 
Figure 4.1 Basic block diagram of the PLL. 
The signal transfer function Hs(s) from θi to θo is 
 ( ) ( )( )d VCOos i d VCO
K K F s
H s
s K K F s
θ
θ= = +  (4.1) 
The VCO output-referred phase noise transfer function Hn(s) from θn to θo is 
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 ( ) ( ) ( )1on sn d VCO
sH s H s
s K K F s
θ
θ= = = −+  (4.2) 
When lag-lead compensation is used, the PLL is a second-order system [57]. 
In clock recovery PLLs, however, it is common to overdamp the loop to avoid 
peaking in the jitter transfer function [8], and the loop transfer function can be 
approximated as a first-order system by 
 ( ) 2
2
L
s
fH s
s f
π
π= +  (4.3) 
 ( )
2n
sH s
s fπ= +  (4.4) 
where fL is the loop bandwidth.  
Equation (4.3) shows that the PLL acts as a low-pass filter for the input phase. 
The output phase of the PLL is only able to follow input phase fluctuations that 
occur at frequencies below the loop bandwidth fL while the input phase 
fluctuations at frequencies above fL are attenuated at the output. Equation (4.4) 
indicates that the PLL acts as a high-pass filter for the VCO phase noise, and is 
able to attenuate VCO phase noise that occurs at frequencies below fL. Figure 4.2 
shows Bode plots of the PLL loop transfer functions, and Figure 4.3 shows the 
phase noise shaping by the PLL. 
Although the open loop VCO noise process is nonstationary, the process at the 
output of the closed loop VCO is stationary, due to shaping of the noise by the 
feedback loop [8]. This means transform techniques can be used when the PLL 
loop is closed. 
 42
( )log H f
( )log f
( )sH f( )nH f
Lf
 
Figure 4.2 Bode plots of the PLL loop transfer functions. 
Closed Loop p.s.d.
( )log H f
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( )nH f
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Figure 4.3 Phase noise shaping by the PLL. 
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4.2 Frequency Domain Using Spectrum Analyzers  
Depending on whether the PLL loop bandwidth is able to cover the 1/f3 phase 
noise corner fc, two different types of phase noise spectrum will be observed by 
spectrum analyzers as illustrated in Figure 4.4. Since the VCO is locked to a 
reference clock, the measured phase noise power is the sum of the jitter 
contributions from both the reference clock and the VCO. As long as the jitter of 
the reference clock is much smaller than that of VCO, the VCO will be the 
dominant contributor of the phase noise at all offset frequencies. 
L cf > f
( )ΦOLS f
f
1
2
N
f
( )( )ΦOLlog S f
( )log f
-20dB/dec
cf Lf  
(a) PLL phase noise spectrum when fL>fc. 
L cf < f
( )ΦOLS f
f
1 c
3
N f
f
1
2
N
f
( )( )ΦOLlog S f
( )log f
-30dB/dec
-20dB/dec
cfLf  
(b) PLL phase noise spectrum when fL<fc. 
Figure 4.4 Typical PLL phase noise spectrum. 
Equation (4.4) shows that the noise transfer function of PLL corresponds to 
the first-order high-pass transfer function. When the PLL loop bandwidth fL is 
able to cover the corner frequency fc, only the -20dB/dec region is observed in the 
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phase noise spectrum, as shown in Figure 4.4a. Most of the 1/f noise contribution 
is filtered out by the loop and negligible. The closed loop phase noise p.s.d. has 
the form of [8] 
 ( ) ( )
2
1
2
/
1 /
L
W
L
N fS f
f f
= +  (4.5) 
When the PLL loop bandwidth fL is lower than the corner frequency fc, the 
phase noise due to 1/f noise dominates at the offset frequencies lower than fc. 
After the shaping by the first order loop, the slope of the 1/f noise upconverted 
phase noise should theoretically change from -30dB/dec to -10dB/dec at the offset 
frequencies below fL in the measured spectrum on a log-log scale. But in reality, 
there are always extra poles at lower frequency which will further shape the loop 
[8]. Thus it is reasonable to assume the phase noise power approaches a constant 
at offset frequencies lower than fL, as illustrated in Figure 4.4b. The introduced 
error by this assumption is negligible since the variance (average power) of the 
PLL jitter process is the integral of the phase noise p.s.d. over all frequencies [8], 
or the area under the phase noise p.s.d. in Figure 4.4. Under this approximation, 
the closed loop p.s.d. can be expressed as 
 
( ) ( )
3 2
1 1
3 2
1/
/ /( )
1 ( / ) 1 ( / )
c L L
CL
L L
Wf
N f f N fS f
f f f f
S fS f
Φ = ++ +???????????????????????
 (4.6) 
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4.3 Time Domain, PLL Clock Referenced 
In this measurement technique, the setup is as shown in Figure 4.5. The 
reference clock is used as the trigger while the PLL output is applied to the input 
of the sampling oscilloscope. In the presence of jitter, the distribution of threshold 
crossing times is observed. The standard deviation of this distribution is the 
output rms jitter of this PLL system, σx, as shown in Figure 4.6.  
As discussed in Section 4.1, with the PLL loop closed, the phase noise process 
is stationary. According to the Wiener-Khinchin theorem, the variance of the jitter 
process can be obtained by integrating the phase noise p.s.d. over all frequencies. 
PLL
Vin
Vtrig
Sampling
SIG IN
TRIG
Oscilloscope
REF CLK
 
Figure 4.5 Measurement technique: Time domain, PLL clock referenced. 
( )p t
t
xσ
 
Figure 4.6 Measurement result: Time domain, PLL clock reference. 
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4.3.1 Case I: White Noise Dominated (fL > fc) 
In the case that the 1/f3 phase noise corner fc is located inside the PLL loop 
bandwidth fL, white noise dominates. The end user’s measure of jitter 
performance, rms jitter σx, is obtained by taking the integral [8] 
 ( ) ( ) ( )
2
2 1 1
2
/
1 /
L
x WW
LL
N f NS f df df
ff f
πσ +∞ +∞−∞ −∞= = =+∫ ∫  (4.7) 
 ( ) [ ]1 rad rmsx W
L
N
f
πσ =  (4.8) 
By normalizing to the carrier frequency f0, σx can be expressed in seconds rms as 
 ( ) [ ]1
0
1 1 sec rms
4 4x W L L
N
f f f
σ κπ π= =  (4.9) 
Therefore, for PLL dominated by white noise, only the open loop VCO white 
noise figure of merit κ and the PLL loop bandwidth fL are needed for closed loop 
jitter prediction. And increasing loop bandwidth fL will help to reduce the PLL 
rms jitter since from (4.9), 
 ( ) 1x W
Lf
σ ∝  (4.10) 
 47
4.3.2 Case II: In the Presence of Non-negligible 1/f Noise (fL < fc) 
In the case that the 1/f3 phase noise corner fc is located outside the PLL loop 
bandwidth fL, the end user’s measure of jitter performance σx is obtained by 
taking the integral 
   ( ) ( )
( ) ( )
3 2
2 1 1
3 2
22
1/
/ /
1 ( / ) 1 ( / )
c L L
x CLTotal
L L
xx Wf
N f f N fS f df df df
f f f f
σ
σσ
+∞ +∞ +∞
Φ−∞ −∞ −∞
   = = +    + +  ∫ ∫ ∫??????????????????  (4.11) 
The result is 
 ( )
( ) ( )?
2 21 1
22
1/
4 rad
3 3
c
x Total
L LL
xx Wf
fN N
f ff
π πσ
σσ
 = ⋅ +  
?????
 (4.12) 
 ( ) [ ]1 41 rad rms
3 3
c
x Total
L L
fN
f f
πσ  = +   
 (4.13) 
By normalizing to the carrier frequency f0, σx can be expressed in seconds rms 
as 
 ( ) [ ]1
0
41 1 sec rms
4 3 3
c
x Total
L L
fN
f f f
σ π
 = +   
 (4.14) 
or 
 ( ) 41 1 [sec rms]
4 3 3
c
x Total
L L
f
f f
σ κ π
 = +   
 (4.15) 
When fc is much less than fL, equation (4.15) will reduce to the result of white 
noise dominated case as equation (4.9). As illustrated in Figure 4.7a, the 1/f noise 
contribution is much less than the phase noise upconverted by white noise after 
the filtering by the PLL. 
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As illustrated in Figure 4.7b, if fc is much greater fL, the white noise 
contribution is much less than the 1/f noise upconverted phase noise due to the 
shaping by the. The result of (4.15) can be approximated by 
 ( ) ( )1/ 3 3cx x c LTotal f L
f when f f
f
κσ σ π≈ = ?  (4.16) 
From (4.16), increasing the loop bandwidth fL is more  important to reduce the 
PLL rms jitter since 
 ( )1/ 1x c Lf
L
when f f
f
σ ∝ ?  (4.17) 
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(a)                                            (b) 
Figure 4.7 Phase noise shaping by the PLL with different loop bandwidth fL. 
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4.4 Time Domain, PLL Self Referenced 
The measurement setup is shown in Figure 4.8. The output of the closed-loop 
PLL is applied to the sampling oscilloscope as both the trigger and the input. As 
shown in Figure 4.9, due to the filtering of the loop, the low frequency noise will 
be tracked out. Therefore the rms jitter will stop accumulation after time tL, and tL 
is related to the PLL loop bandwidth fL by [8] 
 1
2L L
t
fπ=  (4.18) 
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Figure 4.8 Measurement technique: Time domain, self referenced. 
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                                     (a)                                                        (b) 
       Figure 4.9 Measurement result: Time domain, self referenced. 
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4.4.1 Case I: White Noise Dominated (tL < tc) 
In the case that the PLL loop bandwidth fL is higher than the 1/f3 phase noise 
corner frequency fc, the time domain PLL jitter versus measurement time delay 
∆T is as shown in Figure 4.9a. The 1/f noise contribution is negligible as 
discussed in Section 4.2. Since the jitter process at the output of the closed loop 
VCO is stationary, the jitter as a function of delay in the self reference time 
domain measurement can be calculated by substituting the closed loop phase 
noise p.s.d. (4.5) into (3.21)  
                 ( ) ( ) ( )
2
2 2 21
22 2 0
0
/2∆ sin ∆ [sec ]
1 /
L
W
L
N fσ T π Tf df
π f f f
∞= +∫  (4.19) 
 ( ) ( ) ( ) ( )2 ∆ 2 ∆2 2 21 2
0
∆ 1 2 1 [sec ]
2
L Lπf T πf T
W x W
L
Nσ T e σ e
πf f
− −= − = −  (4.20) 
Result of (4.20) agrees the result in [8]. 
From (4.20), the rms jitter of a white noise dominated PLL is upper bounded 
by 
 ( ) ( )max 2W x Wσ σ=  (4.21) 
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4.4.2 Case II: In the Presence of Non-negligible 1/f Noise (tL > tc) 
In the case that the PLL loop bandwidth fL is lower than the 1/f3 phase noise 
corner frequency fc, the time domain PLL jitter versus measurement time delay 
∆T is as shown in Figure 4.9b. Since the random processes of jitter due to white 
and 1/f noise are independent, the variance of the jitter process is 
 ( ) ( ) ( )2 2 2 21/∆ ∆ ∆ [sec ]Total f Wσ T σ T σ T= +  (4.22) 
For the jitter process due to 1/f noise, applying (3.21) 
                  ( ) ( )32 2 211/ 2 2 30
0
/2∆ sin ∆ [sec ]
1 ( / )
c L
f
L
N f fσ T π Tf df
π f f f
∞= +∫  (4.23) 
Since 
 ( ) ( )2 1 cos 2sin
2
x
x
−=  (4.24) 
equation (4.23) is computed as 
( )2 11/ 2 2 2 3 30 0
0
cos 2 ∆
1∆
1 ( / ) 1 ( / )
L
Lc
f
L L L L L
fπ Tf
fN f f fσ T d d
π f f f f f f f f
∞ ∞
         = +    + +      
∫ ∫  (4.25) 
which equals 
 ( )2 11/ 2 2 2 30
0
∆cos
2∆
13 3
Lc
f
L
T x
tN fσ T π dx
π f f x
∞
      = − +   
∫  (4.26) 
or 
 ( ) ( )11/ 300
∆3 3 cos
2∆ 1
2 13 3
c L
f
L
T x
N f t
σ T dx
f f π xπ
∞
   = − +∫  (4.27) 
where 
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L
fx
f
=  (4.28) 
It is too complicated to compute the integral in equation (4.27). As illustrated 
in Figure 4.10, the numerical evaluation of this integral indicates that 
 ( ) L30
∆3 3 cos
0 when ∆T>4t
2 1
L
T x
t
dx
π x
∞
    →+∫  (4.29) 
So for time delays larger than tL, the closed loop rms jitter due to the 1/f noise 
is upper bounded by 
 ( ) ( )11/ 1/max
0
2 2 2
3 3 3 3
c c
f x f
L L
N f fκσ σ
f f fπ π
= = =  (4.30) 
The total variance of the PLL jitter process is the summation of (4.20) and 
(4.27). Therefore the upper bound for the total self-referenced jitter is 
 ( ) ( ) ( ) ( )2 2max 1/2 2 2 [sec rms]Total x x x Totalf Wσ σ σ σ= + =  (4.31) 
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Figure 4.10 Numerical evaluation of the integral in (4.27). 
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Chapter 5: Jitter and the Geometry of Ring Oscillators 
 
5.1 Introduction 
While the LC oscillators are able to offer clock signals with fastest speed 
possible and excellent jitter performance, they also require the use of integrated 
high Q inductors and capacitors, both of which consume large amounts of die area. 
This results in the ring oscillator being more appealing for applications requiring 
high speed but moderate jitter. Even though their jitter performance is not as good 
as LC oscillators, ring oscillators have the advantages of simpler circuit design, 
easier integration, and less die area. Therefore ring oscillators have been widely 
used in applications such as clock recovery for serial data communications [1], 
[65]-[67], multiphase clock generation [68]-[70], and frequency synthesizers [71]-
[73].  
Phase and frequency fluctuations in LC oscillators have been the subject of 
numerous studies [74]–[77] since the 1960’s. In 1990’s, References [7]-[9] started 
the jitter analysis and modeling for bipolar and CMOS differential ring oscillators 
in the time domain, both of which are based on the linear time invariant (LTI) 
system assumption, and concentrated on the white noise upconverted jitter. [10] 
and [15] proposed a general theory for phase noise in oscillators, which is a 
frequency domain approach based on a linear time variant (LTV) model, and 
successfully get around the mathematical difficulties to derive accurate analytical 
expressions for the oscillator output waveform.  
Historically, the differential structure has been the more popular approach for 
implementing ring oscillators. Single-ended ring oscillators are receiving more 
attention recently since they can achieve better jitter performance compared to 
differential ring oscillators due to the larger voltage swings [15]. Even though the 
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single-ended configuration is more susceptible to common-mode noise such as 
noise from power supply and substrate, an interpolating network [78] can be used 
to convert the single-ended output to differential signal to overcome this 
drawback.  
The design of ring oscillators involves many tradeoffs in terms of speed, 
power, and area. This chapter will follow the work in [7]-[9], [79] and [80] to 
evaluate the jitter performance in terms of the geometry for CMOS ring 
oscillators in time domain with LTI modeling, since the LTI model is easier to 
manipulate mathematically as an extension of the theory in [8]. The analysis will 
focus on white noise integrated jitter. The oscillation waveform symmetry criteria 
required to minimize the the 1/f3 phase noise corner fc is assumed to have been 
met. The 1/f noise contribution can be negligible if the designer has the freedom 
to increase the loop bandwidth to cover the 1/f3 phase noise corner as discussed in 
Section 4.3.2. And the system jitter performance is thus limited by the integrated 
white noise.   
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5.2 VCO Design in Time Domain with κ 
Ring oscillators are usually realized by placing an odd number of inverters in 
a feedback loop, as illustrated in Figure 5.1 [81]. They can also be implemented 
by an even number of differential stages, with simply interchanging the outputs of 
the last inverter before feeding them back to the input.  
The waveforms obtained at the outputs of the three inverters are also shown in 
Figure 5.1 [81]. It is obvious that the signal must go through each of the delay 
stages twice to provide one period of oscillation. Since each stage provides a 
delay of Td, the oscillation frequency of an N-stage ring oscillator is [81] 
 0
1
2 d
f
NT
=  (5.1) 
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dT  
Figure 5.1 A three-stage ring oscillator and resulting waveform. 
Since the transition of each stage is triggered by the previous stage, at a single 
time only one stage in the ring is switching and thus contributing jitter. Therefore 
the white noise figure of merit κ is independent of the number of stages in the ring 
[7]. This concept has been verified by the measured data from five differential 
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bipolar ring oscillators with different number of identical delay stages [8]. 
Therefore κ is actually a property of the delay stage and the jitter analysis for a 
single delay stage is enough to estimate the κ of the VCO. This simplifies the PLL 
system design, simulation, and testing, because only the open loop VCO needs to 
be considered. The closed-loop jitter performance can be predicted with the 
technique developed in Section 4.3. 
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5.3 κ of the CMOS Inverter 
As illustrated in Figure 5.2, the CMOS inverter with equal-length NMOS and 
PMOS transistors is the simplest implementation of the delay stage. CL is the total 
capacitance at the output node. Since the CMOS inverter offers the fewest number 
of noise sources and rail-to-rail output swing, it has the minimum κ among the 
practical implementation of delay stage for ring oscillators. Therefore the jitter 
analysis for the CMOS inverter is the best way to characterize the capacity of 
jitter optimization for different semiconductor processes. 
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Figure 5.2 The CMOS inverter. 
During the analysis, the following assumptions are made for simplification: 
1. The conducting MOSFET is considered to be always in saturation with the 
input of an ideal step function switching between VDD and ground; 
2. The loading MOSFET is always off since the input is an ideal step; 
3. The gate capacitance of the next stage dominates the load capacitance CL; 
4. The threshold voltages for the NMOS and PMOS transistors are equal; 
5. The NMOS and PMOS transistors are sized to have identical first-order 
transconductance: 
 np n n
p
W W mWµµ= =  (5.2) 
Therefore, all the parameters in the following sections, such as W, L, and µ, 
are parameters of the NMOS transistor M1 if not specified. 
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 5.3.1 Propagation Delay of the CMOS Inverter 
Much effort has been devoted to the extraction of accurate model for the 
inverter delay [82]-[84]. Since the simple circuit of ring oscillators bundle so 
many nonlinear effects, all of these results are in the form of complicated 
analytical equations. For simplicity and giving the designers more insight, a first 
order model will be derived for the CMOS inverter by approximating the output 
waveform in transition as a linearly rising or falling ramp as illustrated in Figure 
5.3. 
tdT
D
L
I
Slope=
C
( )outV t
DDV
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Figure 5.3 Modeling of propagation delay for the CMOS inverter. 
When the input to the CMOS inverter is an ideal step function switching from 
VDD to ground and the PMOS transistor M2 is always in the saturation region, the 
DC current charging the load capacitor, ID, is constant in switching, and the 
voltage at the output node increases linearly as illustrated in Figure 5.3 with the 
slope of 
 D
L
Islope
C
=  (5.3) 
Since the inverter threshold is VDD/2, the ideal inverter propagation delay Td is  
 
2
DD L
d
D
V CT
I
=  (5.4) 
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The load capacitance CL is given by [40] 
 ( )5 1
2L ox
C C WL m= +  (5.5) 
where W and L are the channel width and length of the NMOS transistor M1, and 
m is the mobility ratio of n- and p-type carriers defined in (5.2).  
Substituting the expression of load capacitance CL of (5.5) and the drain 
current model of (2.11) into (5.4), the inverter propagation delay is 
 ( )5 1
4
ox DD
d
D
C WL m V
T
I
+=  (5.6) 
or 
 ( )( )
5 1
1
4
+  = ⋅ + −  
DD
d
sat DD T c
m V LT L
v V V L
 (5.7) 
For the case of long channel, (5.7) simplifies to 
 ( )( )
2
2
5 1
when
2
DD
d c
eff DD T
m V
T L L L
V Vµ
+= ⋅− ?  (5.8) 
For the case of short channel, (5.7) simplifies to 
 ( )( )
5 1
when
4
+= ⋅−
DD
d c
sat DD T
m V
T L L L
v V V
?  (5.9) 
(5.8) and (5.9) indicate the relationship between the speed and geometry for 
the CMOS inverter as follows: 
1. The inverter propagation delay has very weak dependency on the channel 
width W. From the first order analysis, a wider channel width W will increase the 
drain current while the gate capacitance will increase by the same ratio. The slope 
of the switching transition, which is the ratio between the charging current and the 
load capacitance, will remain the same. Therefore, as long as the voltage swing is 
 60
unchanged, the propagation delay will keep constant. If taking account to second 
order effects, the inverter delay will show a very weak dependency on W. But 
increasing W usually does not affect the inverter delay much. 
2. The inverter propagation delay is proportional to L2 for the case of long 
channel since a shorter channel length L will not only increase the drain current, 
but also reduce the gate capacitance. 
3.  The inverter propagation delay is proportional to L for the case of short 
channel. The drop in the power is due to the velocity saturation of the carriers and 
no dependency of drain current on L. The decrease of the propagation delay with 
a shorter L is due to less load capacitance. 
The speed of ring oscillators formed by CMOS inverters is computed by (5.1) 
 ( )( )0
5 1
2 1
2
DD
d
sat DD T c
N m V LT NT L
v V V L
+  = = ⋅ + −  
 (5.10) 
 ( )( )0
2 1
5 1
1
sat DD T
DD
c
v V V
f
N m V LL
L
−= ⋅+  +  
 (5.11) 
Therefore, the dependency of the oscillation frequency on the channel length 
L is 
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1 when
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L L
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?
?
 (5.12) 
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5.3.2 Drain Thermal Noise in the Switching MOSFET 
The thermal noise current density in in Figure 5.4 can be viewed as series of 
current pulses of duration T centered on the DC drain current of the switching 
MOSFET, when the pulse width T is chosen such that 1/T is much greater than 
the highest frequency of interest in the circuit [8]. The amplitude of the pulses are 
independent, identically distributed Gaussian random process with standard 
deviation σi as [8] 
 [ ]1 A rms
2
n
i
i
T f
σ = ⋅ ∆  (5.13) 
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Figure 5.4 Drain thermal noise of the switching MOSFET. 
In the presence of the drain thermal noise, there will be variation of the time to 
reach the next inverter threshold as illustrated in Figure 5.5. The standard 
deviation of this varying time distribution, σt, is the accumulated jitter over the 
inverter propagation delay Td. 
Using (5.13), the rms noise current is 
 [ ]1 A rms
2
n
ind
i
dt f
σ = ⋅⋅ ∆  (5.14) 
This noise current will charge the load capacitor CL. The standard deviation of the 
charge due to this drain thermal noise current is 
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 ( ) [ ]C rms
2
n
q ind
i dtdt dt
f
σ σ= ⋅ = ⋅∆  (5.15) 
The variance σ2q(dt) is 
 ( ) 22 21 C rms
2
n
q
idt dt
f
σ  = ⋅ ⋅  ∆  (5.16) 
Integrating the charge variance of (5.16) from the time that the inverter begins 
to switch until the ideal output voltage reaches the next inverter threshold will 
give the total charge variance in the output transition: 
 ( ) 22 2
0
1 C rms
2
dT n
q
itot dt
f
σ  = ⋅ ⋅  ∆∫  (5.17) 
                                     ( ) 22 21 C rms
2
n
q d
itot T
f
σ  = ⋅ ⋅  ∆  (5.18) 
The voltage change due to this total charge is 
                                     
( ) [ ]1 V rms
2
q n d
v
L L
tot i T
C C f
σσ = = ⋅ ⋅∆  (5.19) 
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Figure 5.5 Ideal output and actual output due to the drain thermal noise. 
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From Figure 5.5, the standard deviation in time can be calculated by 
     vt slope
σσ =  (5.20) 
Substituting (5.3) into (5.20), the standard deviation in time is 
 [ ]1 sec rms
2
n d
t
D
i T
I f
σ = ⋅ ⋅∆  (5.21) 
The rms jitter of (5.21) is the jitter accumulated in time delay Td. Therefore 
the white noise figure of merit κsw due to the switching MOSFET is as [79] 
                                      1 sec
2
t n
sw
d D
i
T f I
 = =  ∆
σκ  (5.22) 
Substituting (2.11) and (2.22) into (5.22), the figure of merit κsw is 
 
( )3
11 4 sec1
2
c
sw s
eff ox DD T
L kT WL C V V
L
κ γ
µ
   = + ⋅     −
 (5.23) 
or 
 
( )2
sec
s eff ox DD T
sw
D
WkT C V V
L
I
γ µ
κ
⋅ −
 =    (5.24) 
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5.3.3 KTC Noise due to the Loading Transistor 
With the assumption of the ideal step input, the loading transistor will be 
always off during switching. But this does not mean that the noise contributed by 
the loading transistor should be ignored.  
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Figure 5.6 KTC noise due to loading transistor. 
As illustrated in Figure 5.6, the loading transistor is modeled by its off 
channel resistance Roff, and the thermal noise density for this resistor is 
 4n t off
e kT R
f
γ=∆  (5.25) 
The noise bandwidth of this system is determined by the pole at the output: 
 1
2 2 off L
f
R C
π
π∆ = ⋅  (5.26) 
Therefore, this noise source manifests itself as KTC noise with rms voltage of  
 [ ]V rmsv t
L
kTσ γ
C
=  (5.27) 
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This noise source affects the initial condition of the switching output voltage 
as illustrated in Figure 5.6, thereby varying the effective gate delay. The standard 
deviation of this varying time distribution σt, is 
 [ ]2 sec rmsv L tt
D
kTC
slope I
= =σ γσ  (5.28) 
σt is the accumulated jitter over the inverter propagation delay Td. Therefore 
the noise figure of merit κload due to the loading MOSFET is 
 2 sect tload
D DDd
kT
I VT
 = =  
σ γκ  (5.29) 
or 
 
( )2
4 1 sect cload
eff ox DD T DD
kT L
W LC V V V
L
γκ
µ
   = +    −
 (5.30) 
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5.3.4 κtotal of the CMOS Inverter 
Since noise sources in the switching and loading transistors are independent, 
the total κ for the CMOS inverter is 
 2 2total sw loadκ κ κ= +  (5.31) 
The ratio between κsw and κload is computed as 
 ( )
2 11 1   = + ⋅ = +   −   
sw c s cDD
load t DD T
κ L γ LV
κ L γ V V δ L
 (5.32) 
where δ is the coefficient defined by 
 ( )
2
−= t DD T
s DD
V V
V
γδ γ  (5.33) 
Therefore, κtotal can be expressed as 
 1
1
   = +  +    
total sw
c
δκ κ
L
L
 (5.34) 
Substituting (5.23) or (5.24) into (5.34), κtotal is 
 
( )3
81 1
1
c s
total
c
eff ox DD T
L kTγ δκ W LL µ C V V
L L
 = + ⋅ +     − +  
 (5.35) 
or 
 ( )1 2 1
1
total s eff ox DD T
cD
W δκ kTγ µ C V V
LI L
L
= ⋅ − ⋅ +  +  
 (5.36) 
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5.4 Jitter and VCO Geometry 
 
5.4.1 κ and VCO Geometry 
(i) CMOS inverters with long-channel MOSFETs 
For CMOS inverters with long-channel MOSFETs, γs=2/3, and L>>Lc. Under 
these conditions, κsw in (5.23) simplifies to  
 
( )3
8 1 sec13
2
sw
eff ox DD T
kT WC V V
L
κ
µ
 = ⋅  −
 (5.37) 
and κload in (5.30) simplifies to 
 
( )2
2 sec1
2
t
load
eff ox DD T DD
kT
WC V V V
L
γκ
µ
 =  −
 (5.38) 
The ratio between κsw and κload is 
 ( )
4
3
sw DD
load t DD T
κ V
κ γ V V
= −  (5.39) 
Since the value of γt is between 2/3 and 1 for long-channel MOSFETs, and the 
threshold voltage VT is usually less than half of the power supply VDD, the ratio 
between κsw and κload is in the range of  
 4 2
3
sw
load
κ
κ
< <  (5.40) 
Result of (5.40) indicates that the drain thermal noise of the switching 
MOSFET is always larger than the KTC noise of the loading MOSFET, but not 
much in the long-channel case. 
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Substituting (5.37) and (5.38) into (5.31), the expression for κtotal in (5.35) will 
reduce to 
 
( ) ( )2
2 4 sec1 3
2
t
total
DD T DD
eff ox DD T
γkTκ W V V Vµ C V V
L
 = +  −−
 (5.41) 
or 
 ( )
42 sec
3
DD
total t
D DD DD T
VkTκ γ
I V V V
 = +  −  (5.42) 
From the results of (5.41) and (5.42), the following conclusions can be drawn 
for CMOS inverters with long-channel MOSFETs: 
1. κtotal is inversely proportional to the square root of the power dissipation. 
 1 when∝total cL LPκ ?  (5.43) 
This agrees the results in [15]. 
2. κtotal is inversely proportional to the square root of the channel width W. 
 1 when∝total cL LWκ ?  (5.44) 
The current of MOSFETs is proportional to the channel width. So increasing the 
channel width will increase power dissipated on the oscillation waveform and 
thus reduce jitter according to (5.43). 
3. κtotal is proportional to the square root of the channel length L. 
 when∝total cL L Lκ ?  (5.45) 
The reason is that using a shorter length will increase the current of long-channel 
MOSFETs and thus more power is dissipated on the oscillation waveform to 
improve the VCO jitter performance. 
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(ii) CMOS inverters formed by MOSFETs with extremely short channels 
For MOSFETs with extremely short channels, L<<Lc. κsw in equation (5.23) 
will reduce to 
 ( )
4 4 sec = =  − ⋅
s s
sw
c sat ox DD T c D
kT kT
E Lv C W V V E L I
γ γκ  (5.46) 
And κload in (5.30) simplifies to 
 ( )
2 2 sec = =  −
t t
load
sat ox DD T DD D DD
kT kT
v C W V V V I V
γ γκ  (5.47) 
The ratio between κsw and κload is 
 2sw s DD
load t c
κ γ V
κ γ E L
= ⋅  (5.48) 
Since 
 orc c DD TL L E L V V−? ?  (5.49) 
The ratio between κsw and κload is much larger than 1. 
 1sw
load
κ
κ
?  (5.50) 
Therefore when the channel length is extremely short, the drain thermal noise 
of the switching MOSFET is much larger than the KTC noise of the loading 
MOSFET, and the KTC noise is negligible. κtotal of the inverter is dominated by 
κsw of (5.46), and is 
 ( )
4 4 sec = =  − ⋅
s s
total
c sat ox DD T c D
kTγ kTγκ
E Lv C W V V E L I
 (5.51) 
From the result of (5.51), the following conclusions can be draw for CMOS 
inverters formed by MOSFETs with extremely short channels: 
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1. κtotal is inversely proportional to the square root of the drain current ID, thus 
is still inversely proportional to the square root of the power dissipation since the 
power supply VDD is usually fixed in the VCO design. 
 1 when∝total cL LPκ ?  (5.52) 
2. κtotal is still inversely proportional to the square root of the channel width W. 
 1 when∝total cL LWκ ?  (5.53) 
The reason is that from the current model (2.11) the drain current ID is still 
proportional to the channel width W for short-channel MOSFETs. 
3. κtotal is inversely proportional to the square root of the channel length L. 
 1 when∝total cL LLκ ?  (5.54) 
When the carriers’ velocity is totally saturated, using shorter channel length 
will not increase the drain current of MOSFETs from (2.12). It will not add more 
power to the oscillation waveform either. However the channel noise power will 
increase at a shorter channel length due to degraded mobility and hot-electron 
effect according to (2.22). So the total jitter on the output clock will increase with 
a shorter channel length. 
Usually the designer does not have the freedom to increase the power supply 
VDD in the deep-submicron process. To achieve the same κ while using a shorter 
channel length, the only way is to increase the channel width in the same ratio, 
and thus increasing the power dissipated in the oscillation waveform to 
compensate the increased noise power. 
Equation (5.51) shows that 
 1 when∝ ?total cκ L LWL  (5.55) 
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Therefore to achieve the same κ, ring oscillators in the same deep submicron 
process will consume the same gate area. However, the die area consumption is 
different. Figure 5.7 shows the layout for a MOSFET under the MOSIS scalable 
CMOS (SCMOS) design rules [85]. The λ is half of feature size of the 
semiconductor process. The minimum channel length Lmin is usually of 2λ. From 
the SCMOS design rules, the size of contacts to connect the active region and 
metal layers must be exactly of 2λ by 2λ, the minimum space between contacts 
and the gate poly is 2λ, and the minimum space between the contacts and the edge 
of the active is λ. Therefore, the minimum length for the drain or source area is 5λ, 
and the minimum area for this one-finger MOSFET is 
 ( ) ( )min 10MOSA W L λ= +  (5.56) 
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Figure 5.7 The MOSFET layout under SCMOS design rules. 
In the design of ring oscillators, due to the requirement of the speed, the 
designer usually does not have too much room to play with the channel length 
according to (5.12). And the channel length is usually less than 5Lmin, or 10λ. In 
this case, the transistor area is not a strong function of L, and decreasing channel 
length will not save the consumed area much. Therefore the transistor area is 
approximately decided by the channel width.  
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Again from (5.55), to achieve the same κ, ring oscillators in the same deep 
submicron process will consume the same gate area. But the ring oscillator with a 
shorter channel length L and a wider channel width W will consume not only 
more power, but also more die area. If assuming that the die area consumed by the 
VCO is dominated by the transistor area, the relationship between the VCO die 
area and geometry can be approximated by 
 VCOA Wλ∝  (5.57) 
With the feature size of the semiconductor processes scaling down 
aggressively for higher transistor density and faster speed, the noise performance 
of transistors usually gets worse as analyzed in Section 2.3, while the power 
supply always gets lower in order to maintain safe and reliable device operations. 
Therefore, implementing ring oscillators in a process with smaller feature size 
usually requires larger channel width not only to compensate the increased noise 
but also the lowered VDD. 
The above discussion can be extended to generic analog circuit design in deep 
submicron processes. When the velocity of the carriers is saturated, using shorter 
channel length will not add more power to the output signal, while the noise 
power increases. This will result in the drop of the SNR. There are two options to 
achieve the previous SNR when using a longer channel length. The first one is to 
increase the power in the output signal, which is same as the analysis above for 
ring oscillators; the second one is to use other techniques to limit the noise power, 
such as using larger capacitance to limit the KTC noise in the OPAMP design. 
But both methods require more die area. This indicates that while the digital 
circuits are enjoying the benefits from the smaller feature size such as faster speed 
and higher circuit density, the analog circuits will suffer the increased noise, 
which will be a big challenge for analog design. 
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(iii) Optimum channel length for jitter optimization 
From (5.45) and (5.54), κtotal is proportional to the square root of the channel 
length L in the long-channel case while is inversely proportional to the square 
root of L in the short-channel case. Therefore, an optimum channel length must 
exist to minimize κtotal. This optimum length can be obtained by differentiating 
κtotal of (5.35) with respect to L, and solving the equation of 
 0totald
dL
κ =  (5.58) 
Performing a first-order analysis and not considering the effect of increased 
excess noise factor γs with a shorter length, the optimum channel length L is 
obtained as 
 1
1optimum c
L L
δ
= +  (5.59) 
However, the increasing of γs and second order effects may result in a 
optimum length larger than that predicted by (5.59). 
As discussed in Section 2.3, γs of short-channel MOSFETs is about two or 
three times larger than that of long-channel MOSFETs, which will cause a larger 
κ at shorter L. From the measurement results in [26] for MOSFETs in a 0.18µm 
process, as L scales down from 0.5µm to 0.18µm, γs increased from 0.72 to 1.3 at 
the DC bias of VGS=0.6V and VDS=1.8V. At the DC bias of VGS=1.8V and 
VDS=1.8V, γs increased from 0.67 to 0.83. 
The threshold voltage VT is a complicate function of L as illustrated in Figure 5.8. 
For long-channel MOSFETs, VT is almost of a constant value VT0. As L scales 
down, a roll-up region will be observed followed by a roll-off region. The roll-up 
of VT is due to the reverse short channel effect (RSCE) [86], [87], which is caused 
by the boron dopant pile-up phenomenon at the edge of the source and drain 
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regions. The roll-off of VT is due to the short channel effect (SCE) and drain-
induced barrier lowering effect (DIBL) [86]-[88].  
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Figure 5.8 Threshold voltage versus channel length for MOSFETs. 
From (5.35), 
 ( )3
1
total
DD TV V
κ ∝ −  (5.60) 
So the roll-up of VT will increase jitter while the roll-off of VT will help to reduce 
jitter. The roll-off of VT leads to several reliability issues such as a lack of 
pinchoff and hot-carrier effect at increasing drain voltage [89]. Research has been 
conducted to minimize the short channel effects and the VT roll-off by using thin-
body single material gate (MSG) silicon-on-insulator (SOI) MOSFETs, double 
material gate (DMG) SOI MOSFETs, and double gate (DG) SOI MOSFETs [89], 
[90]. Both [91] and [92] reported nanoscale MOSFETs with little VT roll-off 
down to 0.05µm. For deep submicron processes with feature size of 0.25µm and 
below, VT0 is usually less than 0.5V. The actual roll-up and roll-down of VT, if 
exists, usually has a very limited range. 
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Since Lc and µeff are functions of VT, they are functions of L too. The variation 
of κtotal due to Lc and µeff is much less than that due to (5.60) since (5.60) is of 
higher order of Veff. 
The δ in (5.35) is a function of γs, γt, and VT according to (5.33), and 
 1
1
total
c
δκ
L
L
∝ +  +  
 (5.61) 
The optimum channel length is around Lc according to (5.59). Since γs is usually 
larger than 1 at short lengths, δ is usually less than 0.5, and 
 1 1
31 c
δ
L
L
< < +  
 (5.62) 
Thus the variation of κtotal due to δ is not a big factor comparing to the impact due 
to γs directly in (5.35). 
Summarizing the analysis above, the increasing of γs and the roll-up of VT 
usually push the optimum length larger than that predicted by (5.59). 
Table 5.1 lists the predicted and simulated κtotal for fifteen seven-stage ring 
oscillators in the IBM 0.13µm process. All the ring oscillators are implemented by 
the CMOS inverter in Figure 5.9 with different channel length L. The prediction 
is made by equation (5.35) and the simulation is performed by Cadence with 
Spectre simulator using the BSIM3 model [21]. For convenience, the data in 
Table 5.1 are also plotted in Figure 5.10.  
To calculate the channel thermal noise using the compact model of (2.22), the 
excess noise parameter γs is determined by fitting the calculated noise density to 
the simulated noise density using the BSIM3v3 model for a single MOSFET 
which is biased with the assumed condition in analysis. The parameter γt is set to 
1 for simplification. 
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From table 5.1 and Figure 5.10, κtotal is dominated by κsw as L scales down. 
The agreement of the predicted results and the simulation results is within 15%.  
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Figure 5.9 Inverter configuration for 7-stage ring oscillators. 
Table 5.1 Predicted and simulated κtotal vs. L for 7-stage ring oscillators. 
 
Predicted Simulated Index L(µm) Leff(µm) κsw κload κtotal κtotal 
1 0.12 0.092 2.44E-09 1.12E-09 2.69E-09 2.47E-09 
2 0.18 0.15 2.14E-09 1.22E-09 2.46E-09 2.27E-09 
3 0.24 0.21 2.04E-09 1.30E-09 2.41E-09 2.25E-09 
4 0.30 0.27 2.08E-09 1.37E-09 2.49E-09 2.34E-09 
5 0.36 0.33 2.13E-09 1.44E-09 2.58E-09 2.44E-09 
6 0.42 0.39 2.19E-09 1.51E-09 2.67E-09 2.56E-09 
7 0.48 0.45 2.26E-09 1.58E-09 2.76E-09 2.68E-09 
8 0.54 0.51 2.32E-09 1.65E-09 2.85E-09 2.81E-09 
9 0.60 0.57 2.39E-09 1.71E-09 2.94E-09 2.93E-09 
10 0.66 0.63 2.45E-09 1.77E-09 3.03E-09 3.08E-09 
11 0.72 0.69 2.52E-09 1.83E-09 3.11E-09 3.24E-09 
12 0.78 0.75 2.58E-09 1.89E-09 3.20E-09 3.36E-09 
13 0.84 0.81 2.64E-09 1.95E-09 3.28E-09 3.54E-09 
14 0.90 0.87 2.70E-09 2.00E-09 3.36E-09 3.70E-09 
15 0.96 0.93 2.76E-09 2.05E-09 3.44E-09 3.88E-09 
 
 
 
 77
0.1 1
1
2
3
4
[ ]L µm
to
ta
l
κ
 
se
c




-910×
totalκ
swκ
loadκ
 
(a) Predicted κsw, κload, and κtotal for 7-stage ring oscillators 
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(b) Predicted and simulated κtotal vs. L for 7-stage ring oscillators 
Figure 5.10 Plot of predicted and simulated κ for 7-stage ring oscillators. 
The optimum L obtained from simulation is 0.24µm, which is two times of the 
minimum channel length 0.12µm, while the optimum L predicted by (5.59) is 
 78
only 0.082µm. Figure 5.11 shows the input referred noise obtained from 
simulation which is plotted on a log-log scale. The maximum extracted γs from 
the noise simulation results is just 1. Figure 5.12 shows the simulated VT as L 
scales down. Only the roll-up region is observed. The increased excess factor γs 
and the roll-up VT of is the reason of the higher optimum channel length than 
predicted by (5.59).  
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Figure 5.11 Simulated input referred noise versus channel length. 
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Figure 5.12 Simulated roll-up of threshold voltage. 
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5.4.2 Normalized RMS Jitter and VCO Geometry 
For applications in data communications such as modulation and clock 
recovery, the local oscillator (LO) is locked to a reference by a PLL to provide 
synchronized clock for the following circuits. From the derivations in Section 4.3, 
due to the filtering of the loop, the PLL rms jitter with respect to the reference 
clock is 
 [ ]41 1 sec rms
4 3 3
c
x
L L
f
f f
σ κ π
 = +   
 (5.63) 
xσ xσ
UI
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Figure 5.13 The normalized rms jitter. 
From figure 5.11, more error will be observed at the output of the D flip-flop 
if the jitter-to-period ratio of the clock increases. In order to minimize the bit-error 
rate (BER), the normalized rms jitter, which is defined by the ratio between the 
PLL rms jitter and the clock period in the unit of UI (unit interval), should be 
minimized. From this definition, the normalized rms jitter is computed as 
 ( ) [ ]
0 0
41 1 UI
4 3 3
x c
x UI
L L
f
T T f f
σ κσ π
 = = +   
 (5.64) 
where T0 is the period of the clock signal, fL is the PLL loop bandwidth, and fc is 
the 1/f3 phase noise corner.  
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From the discussions in chapter 4, the PLL loop bandwidth fL should be as 
high as possible for jitter filtering, and the fc is related to the symmetry properties 
of the oscillating waveform [10]. All the analysis from now on will assume that fL 
and fc are fixed. Thus the goal of this section is to minimize the κ-to-period ratio 
by carefully sizing the MOS transistors.  
From the expression of κtotal in (5.31), the κ-to-period ratio can be separated 
into two parts,  
 
2 2
0 0 0
sw load
T T T
κ κκ    = +        (5.65) 
The first part is the κsw-to-period ratio derived from (5.6) and (5.24), which is 
 ( )
( )
3
0
81
5 1
s eff DD Tsw
DD ox
kT V V
T N m V C WL
γ µκ ⋅ −= +  (5.66) 
So it is valid for CMOS inverters implemented with both long- and short-channel 
MOSFETs that 
 
3
0
1sw
T WL
κ ∝  (5.67) 
The second part is the κload-to-period ratio derived from (5.10) and (5.30), 
which is 
 ( )
( )
2
0
81
5 1 1
−= ⋅+ +
DD Tload t sat
DD ox DD
c
V VkT v
LT N m V C WLV
L
κ γ  (5.68) 
Substituting (5.66) and (5.68) into (5.65), the κtotal-to-period ratio is 
 ( )
( )
3
0
4 21 1
5 1 1
eff DD T stotal
cDD ox
kT V V
LT N m V C WL
L
µ γκ δ−= ⋅ ++  +  
 (5.69) 
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For the case of long channel, L>>Lc, (5.69) simplifies to 
 ( )
( )
3
0
4 21
5 1
eff DD T stotal
DD ox
kT V V
T N m V C WL
µ γκ δ −+= ⋅+  (5.70) 
For the case of short channel, L<<Lc, (5.69) simplifies to 
 ( )
( )
3
0
4 21
5 1
eff DD T stotal
DD ox
kT V V
T N m V C WL
µ γκ −= +  (5.71) 
Therefore, no matter long or short channel, it always holds that 
 
3
0
1total
T WL
κ ∝  (5.72) 
For the case of long channel, according to (5.12), (5.57), and (5.72), to 
achieve the same κtotal-to-period ratio for a ring oscillator which is Z2 times faster 
realized by decreasing the channel length L by Z times, the channel width W 
needs to be increased cubically by Z3 times, which means that the transistor area 
increases by about Z3 times. Since the drain current ID is proportional to W/L, the 
power dissipation will increase by Z4 times. 
For the case of short channel, to achieve the same κtotal-to-period ratio for a 
ring oscillator which is Z2 times faster, L needs to be decreased by Z2 times. W 
still needs to be increased cubically according to (5.72), which is by Z6 times. 
This means that the transistor area increases by about Z6 times. Since the drain 
current ID is proportional to W and has nothing to do with L according to (2.12), 
the power dissipation will increase by Z6 times! 
Therefore, under the condition of achieving same κtotal-to-period ratio, the 
relationship between the speed, power dissipation, and die area is 
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Results of (5.73) and (5.74) show that in deep submicron process, much more 
power and die areas are needed to achieve similar normalized rms jitter or BER 
while improving the speed. 
If the designer does have the freedom of the PLL loop bandwidth fL, the 
power dissipation and die area consumption can be improved. From (5.64), if 
fL>>fc, the normalized rms jitter is 
 ( ) [ ]
0 0
1 UI
4
x
x UI
LT T f
σ κσ π= =  (5.75) 
Since the fL can be as high as 10% of the PLL’s speed [93], with an increased fL, 
the power dissipation in (5.73) and the die area in (5.74) can be improved as 
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5.4.3 Normalized Cycle-to-cycle Jitter and VCO Geometry 
For applications such as clock generation for processors, the local oscillator 
(LO) is free-running to provide the master clock. In this case it is the ratio of the 
jitter accumulated in one cycle to the clock period that matters. The jitter 
accumulated in one clock period is the cycle-to-cycle jitter, which is 
 [ ]
0 0
sec rmsT Tσ κ=  (5.78) 
The ratio between the jitter accumulated in one cycle and the clock period is 
defined as the normalized cycle-to-cycle jitter, which is 
 ( ) [ ]0
0
UIT UI T
κσ =  (5.79) 
From (5.31), (5.79) can be rewritten as 
 ( ) ( ) ( ) [ ]0 2 2 UIT sw loadUI UIUIσ σ σ= +  (5.80) 
where 
 ( ) [ ]
0
UIswsw UI T
κσ =  (5.81) 
 ( ) [ ]
0
UIloadload UI T
κσ =  (5.82) 
Substituting T0 in (5.10), κsw in (5.23), and κload in (5.30) into (5.81) and 
(5.82), the normalized cycle-to-cycle jitter due to the switching and load 
MOSFETs are 
 ( ) ( ) ( ) [ ]2
8 UI
5 1
s c
sw UI
ox DD T DD
kT L L
N m C V V V WL
γσ += ⋅+ −  (5.83) 
 ( ) ( ) [ ]2
4 UI
5 1
t
load UI
ox DD
kT
N m C WLV
γσ = +  (5.84) 
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Thus 
 ( )
2
1 when
1 when
c
sw UI
c
L L
WL
L L
WL
σ
∝ 
?
?
 (5.85) 
 ( ) 1 for all Lload UI WLσ ∝  (5.86) 
Substituting (5.83) and (5.84) into (5.80), the normalized cycle-to-cycle jitter 
is 
 ( ) ( ) ( ) [ ]0 8 1 UI5 1 s cT UI ox DD DD T
kT L L
N m C V V V WL L
γσ δ+= ⋅ ++ −  (5.87) 
In the case of long channel, L>>Lc, (5.87) simplifies to 
 ( ) ( )( ) ( ) [ ]0 8 1 1 UI5 1 sT UI ox DD DD T
kT
N m C V V V WL
γ δσ += ⋅+ −  (5.88) 
In the case of short channel, L<<Lc, (5.87) simplifies to 
 ( ) ( ) ( ) [ ]0 28 1 UI5 1 sT sw UIUI ox DD c
kT
N m C V E WL
γσ σ≈ = ⋅+  (5.89) 
Therefore, 
 ( )0
2
1 when
1 when
c
T UI
c
L L
WL
L L
WL
σ
∝ 
?
?
 (5.90) 
For the case of long channel, to achieve the same normalized cycle-to-cycle 
jitter for a ring oscillator which is Z2 times faster realized by decreasing the 
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channel length L by Z times, the channel width W needs to be increased linearly 
by Z times according to (5.90), which means that the die area increases by about 
Z times. Since the drain current ID is proportional to W/L, the power dissipation 
will increase by Z2 times. 
For the case of short channel, to achieve the same normalized cycle-to-cycle 
jitter for a ring oscillator which is Z2 times faster, the channel length L needs to be 
decreased by Z2 times. The channel width W needs to be increased squarely 
according to (5.90), which is by Z4 times. This means that the die area increases 
by Z4 times. Since the drain current ID is proportional to W and has nothing to do 
with L according to (2.12), the power dissipation will increase by Z4 times. 
Therefore, under the condition of achieving same normalized cycle-to-cycle 
jitter, the relationship between the speed, power dissipation, and die area is 
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Results of (5.91) and (5.92) show that in deep submicron process, the cost of 
power dissipation and die area to improve oscillator speed while achieving the 
same normalized cycle-to-cycle jitter is a little better than the case discussed in 
last section which is to achieve the same normalized rms jitter. But still, more 
power and die area are needed. 
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5.4.4 Summary 
For convenience, the relationship between jitter, VCO geometry, and ring 
configuration discussed in previous sections is summarized in Table 5.2. The 
relationship between jitter, power dissipation, and die area is summarized in Table 
5.3. For the analysis of die area consumption, the channel lengths of VCO are 
assumed to near the minimum channel length of the semiconductor process. 
Table 5.2 Relationship between jitter, VCO geometry, and ring configuration. 
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0f 2
1
L
1
W
L
1
L
1
W
1
L
( )x UIσ
W L W L
WD WD
1
W 3
1
L
1
W 3
1
L
( )0T UIσ 1W 1L 1W 1L
Long-channel Short-channel
N
1
N
WD
1
N
1
N  
(WD: very weak dependency if considering second order effects) 
 
Table 5.3 Relationship between jitter, power dissipation and die area. 
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5.5 Jitter and VCO Tuning 
The ring oscillator formed by the CMOS inverters in last section always runs 
at constant speed. But for the VCO, the speed should be able to be controlled by 
an applied voltage. According to (5.4), the inverter propagation delay Td can be 
controlled by tuning the switching current ID [7], [9], output swing VSW [80], or 
the load capacitance CL. The most popular method is limiting the inverter’s 
switching current. 
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Figure 5.14 The current-starved inverter. 
Figure 5.14 shows a simple implementation of tuning the switching current of 
the CMOS inverter, the current-starved inverter [40]. MOSFETs M1 and M2 
operate as an inverter. When M3 and M4 are biased in saturation they operate as 
current sources to limit the current available for switching. In other words, the 
inverter is starved for current. When M3 and M4 are biased in triode, they are 
equivalent to voltage-controlled resistors to affect the switching current.  
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5.5.1 Tuning Transistors in the Saturation Region 
When the tuning transistors are biased in saturation, they operate as current 
sources to control the current available for switching, and their output resistance 
is usually much higher than the equivalent resistance of the switching transistors. 
Since the switching current is starved, the output swing may not go rail-to-rail. 
When the input to the current-starved inverter is switching from low (VL) to 
high (VH), M1 in Figure 5.14 is the switching MOSFET. The κsw is the same as 
that for the simple inverter in (5.22) with the current ID is controlled by M3: 
 
( )4
1 sec
∆ 2 2
sw
s eff ox H T
swn
sw
ctl ctl
WkTγ µ C V V
Liκ
f I I
−
 = =    (5.93) 
where Wsw and Lsw are the channel width and length for the switching NMOS 
transistor, Ictl is the drain current of the control transistor. From (2.11), the 
relationship between Ictl and the control voltage Vctl is 
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2 when
when
ctl T c
ctl
ctl T c
V V L L
I
V V L L
 −∝  −
?
?
 (5.94) 
For the case of long channel, L>>Lc, and (5.93) simplifies to 
 ( )( )
2
42
1 16 when
3∆ 2
H Tn sw ctl
sw c
eff ox ctl swctl ctl T
V Vi W LkTκ L L
µ C W Lf I V V
−= = ⋅ ⋅ ⋅ − ?  (5.95) 
where Wctl and Lctl are the channel width and length for the NMOS tuning 
transistor. 
For the case of short channel, L<<Lc, and (5.93) simplifies to 
 ( )( )22
4 1 whenH Ts swsw c
c sat ox ctl sw ctl T
V VkTγ Wκ L L
E v C W L V V
−= ⋅ ⋅ − ?  (5.96) 
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From (5.95) and (5.96), larger Wctl and shorter Lctl at a fixed Vctl are able to 
provide more switching current, thus better to minimize the jitter due to the 
switching transistors. The control voltage Vctl is usually less than half of the 
power supply VDD to maintain the tuning transistor in saturation, which is the 
major factor for the increased switching noise. 
The channel thermal noise from the control transistor M3 will also introduce 
an integrated noise voltage over the load capacitance. The figure of merit for this 
integrated noise is defined as κctl. The analysis for κctl is similar to that for κsw, the 
result is 
 
( )3
8 1 when13
2
ctl c
ctl
eff ox ctl T
ctl
κ kT L LWµ C V V
L
= ⋅
−
?  (5.97) 
and 
 ( )
4 whensctl c
c sw sat ox ctl ctl T
kTγκ L L
E L v C W V V
= − ?  (5.98) 
Usually Wctl is larger than Wsw for jitter and speed considerations. Comparing 
the results of (5.95), (5.96), (5.97), and (5.98), κctl is usually larger than κsw. 
M2 and M4 are loading transistors and can be modeled as resistors in series. 
The combined noise is still the KTC noise analyzed in last section. But the 
inverter propagation delay changes to 
 [sec]
2
SW L
d
ctl
V CT
I
=  (5.99) 
where VSW is the output swing which equals (VH-VL). 
Thus κload is 
 2 sectload
ctl SW
kT
I V
γκ  =    (5.100) 
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κload is worse than that for the CMOS inverter since both the switching current 
and the voltage swing are smaller. 
The ratio between κsw and κload has been evaluated in Section 5.3. According 
to (5.40) and (5.50), 
 
4 2 when
3
1 when
sw
c
load
sw
c
load
κ L L
κ
κ L L
κ
 < <
?
? ?
 (5.101) 
Since now there are two switching noise sources for the current-starved 
inverter and κctl is usually larger than κsw, the κtotal of the current-starved invert is 
usually dominated by κsw and κctl. Therefore from (5.93) and (5.97), 
 1total
ctlI
κ ∝  (5.102) 
Since the propagation delay is inversely proportional to Ictl as of (5.99), the 
relationship between κ and the inverter delay during tuning is 
 total dTκ ∝  (5.103) 
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5.5.2 Tuning Transistors in the Triode Region 
When the tuning transistors are biased in the triode region, they can be 
modeled as voltage-controlled resistors as shown in Figure 5.14. The equivalent 
resistance Rtriode can be approximated by 
 
( )
1
triode
ctl
eff ox ctl T
ctl
R Wµ C V V
L
=
−
 (5.104) 
From (5.104), the MOSFET with larger channel width has a smaller equivalent 
resistance. Rtriode will reach its minimum value when Vctl reaches the power 
supply VDD, which is 
 ( ) ( )min
1
triode
ctl
ox DD T
ctl
R WµC V V
L
=
−
 (5.105) 
The inverter propagation delay is proportional to the time constant at the 
output node, 
 ( )d triode sw LT R R C∝ +  (5.106) 
where Rsw is the equivalent resistance of the switching transistor. So Vctl has less 
impact to the total resistance at the output node. And the VCO gain factor, KVCO, 
will be much less than that when the tuning transistors are biased in saturation. 
Since the channel width of the tuning transistors are usually larger than that of 
the switching MOSFETs to provide reasonable output swing, Rtriode is comparable 
or even smaller than Rsw. Therefore the switching current is much higher than the 
case that the tuning transistors are biased in saturation, the output swing is more 
likely to be rail-to-rail, and κtotal is better. When Rtriode goes to zero, the κtotal of the 
current-starved inverter will approach the κtotal of the CMOS inverter. 
Therefore, in order to minimize κ, tuning should be limited and the VCO 
should run at or nearby its maximum speed. 
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5.6 Experimental Results 
 
5.6.1 Test Chip Design 
Four sets of single-ended ring oscillators were designed to evaluate the 
relationship between the white noise figure of merit κ and the VCO geometry. 
The delay stage is implemented by the current-starved inverter in Figure 5.14.  
Table 5.4 shows the geometry range of the NMOS switching transistor M1. 
The size of the PMOS switching transistor M2 is 1.4 times as that of the M1 to 
provide rise and fall times as symmetric as possible. The control transistors M3 
and M4 are twice the size of the switching transistors. 
The ring configuration for the four VCO sets is listed in Table 5.5. If the 
oscillators are all implemented with 3-stage ring, the VCO speed will be as high 
as 2.7GHz for VCOs in set I. Due to package limitations and the difficulty to 
maintain signal integrity of GHz signal off the chip, 25- and 7-stage ring are used 
for VCO set I and II to reduce the speed. κ is the property of the individual stage, 
not the number of stages. Therefore the figure of merit κ will not be affected by 
adding more stages as discussed in Section 5.2. 
Each ring oscillator on the chip has its own power supply VDD so that the rest 
oscillators can be disabled and will not introduce interference to the oscillator 
under test. In order to save the die area, all the oscillator outputs are fed into a 
multiplexer followed by a current buffer to drive the signal off the chip.   
 This test chip was fabricated in TSMC 0.18µm 1-poly 6-metal CMOS 
process with power supply of 1.8V. Figure 5.15 shows the die micrograph, and 
Figure 5.16 shows the micrograph of a 7-stage ring oscillator with M1 size of 
20µm/0.6µm. 
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Table 5.4 Geometry range of the implemented oscillators (W/L µm). 
Set I 10/0.18 20/0.18 60/0.18 100/0.18 200/0.18 600/0.18 
Set II 10/0.6 20/0.6 60/0.6 100/0.6 200/0.6 600/0.6 
Set III 10/1.8 20/1.8 60/1.8 100/1.8 200/1.8 600/1.8 
Set IV 10/6 20/6 60/6 100/6 200/6 600/6 
(Only the geometry of M1 is listed) 
Table 5.5 Ring configuration of the implemented oscillators. 
Set L (µm) N Measured Min. Inv. Delay
Measured
fmax fmax for N=3 
I 0.18 25 61.6 ps/gate 325MHz 2.7GHz 
II 0.6 7 272.1 ps/gate 263MHz 613MHz 
III 1.8 3 1.73 ns/gate 96MHz 96MHz 
IV 6 3 16.2 ns/gate 10.3MHz 10.3MHz 
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Figure 5.15 Die micrograph. 
 
Figure 5.16 Micrograph of a 7-stage ring oscillator on chip. 
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5.6.2 Inverter Delay and Geometry 
The ring oscillators are tested using digital oscilloscopes of LeCroy 
Wavemaster 8600A [61] and Tektronix TDS6604 [94] in the time domain, and 
Agilent Technologies E4440A spectrum analyzer [63] in the frequency domain. 
Figure 5.17 shows the measured output waveforms for oscillators in set I and III. 
 
 
(a) Measured output waveform for an oscillator in set I. 
 
 
(b) Measured output waveform for an oscillator in set III. 
Figure 5.17 Measured oscillator output waveforms. 
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Table 5.6 lists the measured minimum inverter delay Td for all the 
implemented ring oscillators. The data are also plotted in Figure 5.18 on a log-log 
scale. From Figure 5.18a, increasing the channel width W has a very weak effect 
on the VCO’s speed. This matches the prediction in (5.7) that Td has no 
dependency on W based on a first-order analysis.  
In Figure 5.18b, the data from oscillators with longer channels (L=6µm and 
1.8µm) show a slope of 2, which indicates that 
 2∝dT L  (5.107) 
This matches the prediction in (5.8).  
For oscillators with shorter channels (L=0.6µm and 0.18µm), Td deviates the 
relationship of (5.107) due to the short channel effects. 
 
Table 5.6 Measured min. inverter delay [sec] for implemented oscillators. 
1.90E-081.95E-093.25E-107.96E-11600µm
1.70E-081.87E-093.07E-108.33E-11200µm
1.66E-081.82E-092.99E-108.38E-11100µm
1.67E-081.80E-093.02E-107.87E-1160µm
1.62E-081.75E-092.72E-107.89E-1120µm
1.62E-081.73E-092.83E-106.16E-1110µm
6µm1.8µm0.6µm0.18µmW
L
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(a)  Measured minimum inverter delay versus channel width. 
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(b) Measured minimum inverter delay versus channel length. 
Figure 5.18 Measured minimum inverter delay versus VCO geometry. 
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5.6.3 κ and VCO Geometry 
Duty cycle distortion will result asymmetry in the oscillating waveform and 
introduce more integrated 1/f noise [10]. Figure 5.19 shows the measured duty 
cycle of the ring oscillator with M1 size of 600µm/0.18µm for the full tuning 
range. All measured data are around 50%. 
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Figure 5.19 Measured duty cycle for the ring oscillator with M1 size of 
600µm/0.18µm. 
Table 5.7 lists the measured κ for all implemented ring oscillators running at 
their maximum speed. The data are also plotted in Figure 5.20 and 5.21 on a log-
log scale.  
Figure 5.20 shows the measured relationship between the extracted κ and the 
channel width W. From the prediction in (5.44) and (5.53), 
 1∝
W
κ  (5.108) 
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Using the least square method, the extracted slopes for the four VCO sets are  
-0.3841, -0.3668, -0.3668, and -0.3705 respectively, showing reasonable 
correspondence with errors between 23% and 27%. 
Table 5.7 Measured κ versus VCO geometry. 
(All oscillators are running at maximum speed) 
3.48E-091.82E-091.02E-098.06E-10600µm
4.90E-092.61E-091.55E-091.14E-09200µm
7.51E-094.34E-092.20E-091.51E-09100µm
9.36E-095.31E-092.57E-091.83E-0960µm
1.24E-086.55E-093.42E-092.98E-0920µm
1.53E-087.93E-094.78E-093.72E-0910µm
6µm1.8µm0.6µm0.18µmW
L
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Figure 5.20 Measured relationship between κ and channel width. 
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Figure 5.21 shows the measured relationship between the extracted κ and the 
channel length L on a log-log scale.  
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Figure 5.21 Measured relationship between κ and channel length. 
From prediction in (5.45) and (5.54), 
 when∝ cL L Lκ ?  (5.109) 
 1 when∝ cL LLκ ?  (5.110) 
For TSMS 0.18µm process, vsat=8.4E4 m/sec, µ0=0.0459 m2/V·sec, the 
computed µeff=0.0205 m2/V·sec and VT is around 0.5V for short-channel 
MOSFETs. From (2.10), 
 ( )
1.8 0.5 0.16µm
2 / 2 8.4E4 / 0.0205
eff DD T
c
c sat eff
V V VL
E v µ
− −= = = ≈×  (5.111) 
 101
For VCO sets II to IV with channel lengths (0.6µm, 1.8µm, and 6µm) much 
longer than Lc of 0.16µm, the measured κ is proportional to the square root of L as 
predicted by (5.109), and showing a slope of 0.5 on the log-log scale plot of 
Figure 5.21. 
For oscillators in set I, the channel lengths are all 0.18µm and affected by the 
short channel effect. The measured κ deviates from the relationship predicted by 
(5.109). Due to short of data points, the optimum length is not observed. From the 
analysis in Section 5.4.1, the optimum length could be larger or smaller than 
0.18µm depending on the dependency of γs and VT on the channel length L. 
Figure 5.22 shows the simulated VT for a single MOSFET biased in the 
saturation region with both VGS and VDS of 1.8V. Only the roll-up of VT is 
observed.  
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Figure 5.22 Simulated VT roll-up for TSMC 0.18µm process. 
There are no MOSFETs dedicated for γs extraction in this test chip. Figure 
5.23 shows the extracted γs for MOSFETs in TSMC 0.18µm from the 
measurement results of [95]. The bias condition of VGST in Figure 5.23 is the gate 
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overdrive voltage which is (VGS-VT). The γs at bias condition of VGST=1.3V and 
VGST=1V are obtained by linear interpolation and plotted on Figure 5.23 with 
dashed lines.  
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Figure 5.23 Measured γs for TSMC 0.18µm process in [95]. 
From the results in Figure 5.22 and 5.23, the VT roll-up and increased γs will 
result in a longer optimum length than Lc (0.16µm). 
Figure 5.24 shows the predicted and measured κ for the VCOs with M1 width 
of 20µm. The agreement is within 30%. The γs for the switching and tuning 
MOSFETs in prediction are the interpolated γs in Figure 5.23.The drain current ID, 
threshold voltage VT, and the gate overdrive voltage VGST are obtained by 
simulation of the half circuit in Figure 5.24 by Cadence. The predicted optimum 
length is around 0.36µm. Unfortunately there is no actual measured data to prove 
it. 
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Figure 5.24 Predicted and measured κ for the VCOs with M1 width of 20µm. 
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5.6.4 Normalized RMS Jitter and VCO Geometry 
From (5.64), the normalized rms jitter is 
 ( ) [ ]
0
41 1 UI
2 4 3 3
 = = +   
x c
x UI
d L L
f
T NT f f
σ κσ π  (5.112) 
Thus only the κ-to-Td ratio is related to the VCO geometry. From (5.69), the 
κ-to-Td ratio is 
 ( )
( )
3
4 22 1
5 1 1
eff DD T s
cd DD ox
kT V V
LT m V C WL
L
µ γκ δ−= ⋅ ++  +  
 (5.113) 
For L>>Lc and L<<Lc, the relationship between the κ-to-Td ratio and the VCO 
geometry is predicted by (5.72), 
 
3
1∝
dT WL
κ  (5.114) 
Table 5.8 lists the measured κ-to-Td for all implemented ring oscillators 
running at their maximum speed. The data are also plotted in Figure 5.25 and 5.26 
on a log-log scale.  
Figure 5.25 shows the relationship between the measured κ-to-Td ratio and the 
channel width W on a log-log scale. The extracted slopes are from -0.3960 to        
-0.4360, showing errors between 13% and 21%. 
Figure 5.26 shows the relationship between the extracted κ-to-Td ratio and the 
channel length L on a log-log scale. From (5.111), Lc is calculated as 0.16µm. So 
only the channel lengths of VCOs in set III (1.8µm) and IV (6µm) qualifies the 
condition of L>>Lc. If just calculate the slopes from the data of VCO set III and 
IV, the results are between -1.3104 and -1.3823. Comparing to the predicted -1.5 
from (5.114), the errors are within 13%. 
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For VCO set I and II, L is 0.18µm and 0.6µm respectively and not much 
larger than Lc. The κ-to-Td ratio is actually proportional to 
 3
1 1
1
∝ ⋅ +  +  
cd LT WL
L
κ δ  (5.115) 
So when L approaches Lc, the κ-to-Td ratio will drop from the value predicted by 
(5.114), which is exactly shown in Figure 5.26. 
Table 5.8 Extracted κ-to-Td ratio and VCO geometry. 
-0.4078-0.3960-0.4055-0.4360Slope
-1.35520.180.933.1410.13600µm
-1.31040.291.405.0413.69200µm
-1.38230.452.397.3518.02100µm
-1.38070.562.958.5023.2560µm
-1.31600.773.7412.5737.7720µm
-1.31340.944.5816.9160.3910µm
Slope           
(when L>>Lc)6µm1.8µm0.6µm0.18µmW
L
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Figure 5.25 Measured κ-to-Td ratio versus W. 
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Figure 5.26 Measured κ-to-Td ratio versus L. 
 
 107
5.6.5 Normalized Cycle-tocycle Jitter and VCO Geometry 
From (5.79), the normalized cycle-to-cycle jitter is 
 ( ) [ ]0
0
UI
2
= =T UI
dT NT
κ κσ  (5.116) 
Thus only the κ-to-sqrt(Td) ratio is related to the VCO geometry. From (5.87), 
the κ-to-sqrt(Td) ratio is 
 ( ) ( ) [ ]
16 1 UI
5 1
+= ⋅ ++ −
s c
ox DD DD Td
kT L L
m C V V V WL LT
γκ δ  (5.117) 
For L>>Lc and L<<Lc, the relationship between the κ-to-sqrt(Td) ratio and the 
VCO geometry is predicted by (5.90), 
 
2
1 when
1 when
∝ 
c
d
c
L L
WL
T L L
WL
κ ?
?
 (5.118) 
Table 5.9 lists the measured κ-to-sqrt(Td) for all implemented ring oscillators 
running at their maximum speed, and the data are also plotted in Figure 5.27 and 
5.28 on a log-log scale.  
Figure 5.27 shows the relationship between the extracted κ-to-sqrt(Td) ratio 
and the channel width W in a log-log scale. The extracted slopes are from -0.3812 
to -0.4099, showing errors between 18% and 24%. 
Figure 5.28 shows the relationship between the extracted κ-to-sqrt(Td) ratio 
and the channel length L in a log-log scale. Only the data from VCO set III and 
IV satisfy L>>Lc. The extracted slopes are from -0.3837 to -0.4634, showing 
errors between 24% and 7%. 
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Table 5.9 The extracted κ-to-sqrt(Td) ratio and VCO geometry. 
-0.3878-0.3812-0.3858-0.4099Slope
-0.40842.52E-054.12E-055.66E-059.03E-05600µm
-0.39363.76E-056.04E-058.84E-051.25E-04200µm
-0.46345.83E-051.02E-041.27E-041.65E-04100µm
-0.45507.23E-051.25E-041.48E-042.06E-0460µm
-0.39309.75E-051.56E-042.07E-043.35E-0420µm
-0.38371.20E-041.91E-042.84E-044.74E-0410µm
Slope           
(when L>>Lc)6µm1.8µm0.6µm0.18µmW
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Figure 5.27 Measured κ-to-sqrt(Td) ratio versus W. 
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Figure 5.28 Measured κ-to-sqrt(Td) ratio versus L. 
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5.6.6 κ and VCO Tuning 
Figure 5.29 shows the measured VCO tuning characteristic for the ring 
oscillator with M1 size of 600µm/0.18µm.  
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Figure 5.29 Measured tuning characteristic for the ring oscillator with M1 size of 
600µm/0.18µm. 
The voltage to frequency transfer characteristic is not linear in the full tuning 
range. The reason has been discussed in Section 5.5. When Vctl is lower, the 
tuning MOSFETs are biased in saturation, and from (5.94) 
 
( )
( )
2 when
when
ctl T c
ctl
ctl T c
V V L L
I
V V L L
 −∝  −
?
?
 (5.119) 
Since the propagation delay is inversely proportional to the switching current, 
the oscillating speed f0 is 
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( )
2
0
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ctl T c
ctl T c
V V L L
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V V L L
 −∝  −
?
?
 (5.120) 
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When Vctl is high, the tuning MOSFETs are biased in triode. There is more 
current for switching and the speed is faster. However as analyzed in Section 5.5, 
the resulting VCO gain factor dropped from 465MHz/V to 42MHz/V. 
Figure 5.30 shows the measured relationship between the extracted κ and the 
measured inverter delay Td on a log-log scale for the VCO with M1 size of 
10µm/0.6µm. Similar results are obtained for other oscillators. The tuning is 
realized by varying the control voltage to limit the switching current. It is 
equivalent to limiting the power dissipation and thus degrading the VCO’s jitter 
performance.  
When the tuning transistors are biased in the saturation region, a slope of 1 is 
extracted for the data plotted in a log-log scale. Thus measured results match the 
analysis in (5.103) that during tuning, 
 total dTκ ∝  (5.121) 
When the tuning transistors are biased in triode, a slope of 1.5 is extracted for 
the data plotted on a log-log scale, which matches the prediction that the jitter will 
be much better than the case that the tuning transistors are biased in saturation. 
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Figure 5.30 Measured relationship between κ and inverter during tuning. 
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5.7 Summary: Design of Low Jitter Ring Oscillators 
 
5.7.1 Design for κ 
The measurement results for minimum inverter delay and κ as a function of 
the VCO geometry are summarized by the contour plot in Figure 5.31 with an 
interpolated optimum channel length around 0.24µm. Thus the optimum geometry 
of ring oscillators to minimize κ is along the arrow in Figure 5.31. 
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Figure 5.31 Contour plot for measured κ and minimum inverter delay. 
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From the analysis in Section 5.4.1 and the measurement results in Figure 5.31, 
the ring oscillator design procedure is as follows: 
1. Find the optimum L by noise simulation or using the prediction technique 
developed in this chapter. 
2. Simulate the 3-stage ring with L set to the Loptimum. Check if the oscillating 
speed is higher than the design goal. The tuning range should be as close to the 
maximum speed as possible since tuning will degrade κ. 
3. If the 3-stage ring is fast enough, Loptimum should be used for the oscillator. 
The desired speed can be realized by adjusting the number of stages N or adding 
capacitive load. Both methods will not affect κ, since κ is independent of the N 
and load capacitance CL. 
4. If the 3-stage ring is not fast enough, set the number of stages N to 3. Then 
decreasing L until the speed of the 3-stage ring meets the design goal. 
5. Increase the channel width W until the desired κ is met when the oscillator 
runs at the lowest speed in the tuning range. This will not affect the oscillating 
speed much since the inverter propagation delay has a very weak dependency on 
W. 
Using the optimum length in VCO design will only guaranty minimum power 
dissipation for single-ended ring oscillators. The die area is usually not the 
minimum since more stages may be needed to lower the speed of the 3-stage ring. 
For differential ring oscillators, insert more stages is not a good idea since each 
stage will consume power no matter it is switching or not due to the tail current. 
Therefore carefully select channel length and weighing the tradeoffs between 
speed, jitter performance, power dissipation and die area is critical in ring 
oscillator design. 
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5.7.2 Design for Normalized RMS Jitter 
From (5.64), the normalized rms jitter is  
 ( ) [ ]
0 0
41 1 UI
4 3 3
 = = +   
x c
x UI
L L
f
T T f f
σ κσ π  (5.122) 
From the analysis in this chapter, the k-to-period ratio is proportional to 
 
3
0
1∝
T N WL
κ  (5.123) 
Therefore, the PLL and ring oscillator design procedure is as follows: 
1. If the designer has the freedom in the PLL loop bandwidth fL, increased it 
as high as possible. Higher fL not only helps to filter out the 1/f noise contribution 
but also reduce the normalized rms jitter according to (5.122). Then the required 
k-to-period ratio can be calculated from the jitter requirement by (5.122). 
2. Set the number of stages N to 3, and find maximum L at which the 
oscillating speed meets the design goal. This L should be used for the ring 
oscillator. The tuning range should be as close to the maximum speed as possible 
since tuning will degrade κ. Increasing L is better than increasing N to achieve 
better normalized rms jitter. The reason is that the oscillating frequency f0 is 
inversely proportional to N and L for the case of short channel; from (5.123) the 
k-to-period ratio is inversely proportional to L to the power of 1.5, while just 
inversely proportional to N. For the long-channel case, larger N can be considered 
since f0 is inversely proportional to L2. But larger L will help to lower the 1/f 
noise too. 
3. Increase the channel width W until the desired k-to-period ratio is met when 
the oscillator runs at the lowest speed in the tuning range. This will not affect the 
oscillating speed since the dependency of inverter delay to W is very weak. 
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5.7.3 Design for Normalized Cycle-to-cycle Jitter 
From (5.87), the normalized cycle-to-cycle jitter is  
 ( ) ( ) ( ) [ ]0 8 1 UI5 1 += ⋅ ++ −s cT UI ox DD DD T
kT L L
N m C V V V WL L
γσ δ  (5.124) 
From the analysis in Section 5.4.3, the normalized cycle-to-cycle jitter is 
proportional to 
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1 when
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 (5.125) 
Therefore, the ring oscillator design procedure is as follows: 
1. Set the number of stages N to 3, and find the maximum L at which the 
oscillating speed meets the design goal. And this L should be used for the ring 
oscillator. The tuning range should be as close to the maximum speed as possible 
since tuning will degrade κ. Increasing L is better than increasing N to achieve 
better normalized rms jitter, since from (5.125) the normalized cycle-to-cycle 
jitter is inversely proportional to L, while just inversely proportional to square 
root of N at short channel lengths. And larger L will also help to lower the 1/f 
noise. 
2. Increase the channel width W until the desired normalized cycle-to-cycle 
jitter is met when the oscillator runs at the lowest speed in the tuning range. This 
will not affect the oscillating speed since the inverter propagation delay has a very 
weak dependency on W. 
 
 116
Chapter 6: Design of Digital PLL-based True Random 
Number Generator 
 
6.1 Introduction 
Almost all cryptographic applications require the generation of random 
numbers as secret keys, starting states, or other secret quantities [4], [96]-[98]. 
The quality of the randomness is essential since security protocols rely on the 
irreproducibility and unpredictability of the random numbers they use. Therefore, 
the random number generator (RNG) for cryptographic applications must meet 
stringent requirements. 
There are two kinds of RNGs, pseudo-random number generators (PRNGs) 
and true random number generators (TRNGs). PRNGs can be implemented by 
both software and hardware. The numbers generated by PRNGs are not truly 
random, but are able to approximate some of the properties of random numbers. 
Complex mathematical functions are often used to generate high-quality pseudo-
random bit streams. The classic algorithms include linear congruential generators, 
lagged Fibonacci generators, linear feedback shift registers and generalized 
feedback shift registers [100]. These algorithms are mostly insecure and easily 
predictable. Recent instances of algorithms include Blum Blum Shub [101], 
Fortuna [102], and the Mersenne twister [103]. 
However, there are also many well-documented ways to attack systems that 
utilize the PRNG approach [104]. A well-known remark by John von Neumann 
emphasized this: “Anyone who considers arithmetical methods of producing 
random digits is, of course, in a state of sin.” 
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TRNGs can only be implemented by hardware. Popular approaches utilize 
electrical noise from a resistor or semiconductor devices as the source of 
randomness [105]. The numbers generated by ideal TRNGs are pure random and 
can not be predicted. However in the real world, there is always some kind of 
correlation between the data bits of the TRNG output. There are many statistical 
tests for the randomness. The most popular ones are the NIST SP800-22 test suite 
[106] and the Diehard battery test [107].  
The target application for the TRNG designed in this work is the “smart card” 
[108]. The smart card resembles a credit card in size and shape with an embedded 
microprocessor which is under a gold contact pad on one side of the card. 
Compared to the magnetic strip technology which is still widely used in the 
United States, smart cards are able to provide more security since the data stored 
on the magnetic stripe can easily be read, written, deleted, or changed with off-
the-shelf equipments. Therefore smart cards are better media to store sensitive 
information, and a good replacement to the usual magnetic stripe on a credit or 
debit card. Other applications for smart cards are computer security systems, 
wireless communication and government identification.  
Smart cards are usually powered by a card reader, and may have up to 8 
kilobytes of RMA, 346 kilobytes of ROM, 256 kilobytes of programmable ROM, 
and a 16-bit microprocessor. The smart-card reader is usually attached to a 
personal computer and communicates with the smart card through a serial 
interface. To authenticate the card and terminal, a built-in RNG for key generation 
is required [99]. Usually the key will not be regenerated after every transaction, 
but after a certain period such as a month. Since the users do not care to wait one 
more second for the key generation, the quality of the RNG is far more important 
than its speed.   
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6.2 Review of TRNG Design Techniques 
There are three common ways to implement a TRNG: direct amplification, 
discrete-time chaos such as metastablility [98] and oscillator-sampling [4]-[6]. 
As illustrated in Figure 6.1, direct amplification uses a high-gain, high-
bandwidth amplifier to process voltage changes produced by noise sources such 
as a resistor or a diode [109]. Then the amplified noise is sampled by the 
comparator to generate random number bits. Since the thermal noise from a 
resistor is in the order of µV, this type of RNGs is very sensitive to signal 
coupling, such as deterministic noise sources from the power supply and the 
substrate [110]. Another drawback is the power dissipation due to the requirement 
of the high-gain high-bandwidth amplifier. 
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Figure 6.1 RNG implemented by direct amplification. 
Chaos-based RNGs use analog signal-processing techniques and the 
randomness is obtained from robust dynamics. Traditional designs using this 
technique provide good randomness but require complicated circuits using large 
area and high power while only low data rates can be obtained [110].  
The most popular approach by far is the method of oscillator-sampling due to 
the advantages of less die area, improved power efficiency, and high speed. As 
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illustrated in Figure 6.2, a low frequency oscillator with high jitter samples the 
output of a high frequency oscillator using a D flip-flop to produce the random-
number sequences. Post-processing circuits are usually required to improve the 
randomness. In order to achieve high level randomness, the rms jitter of the low 
frequency oscillator must be much greater than the period of the fast oscillator [5]. 
Experimental results in [5] have shown that for CMOS ring oscillators in a 
0.18µm digital library, the jitter-to-mean-period ratio is less than 10-4, which 
limits the maximum output data rate to 100kb/s if a 1GHz fast oscillator is used. 
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Figure 6.2 RNG implemented by oscillator-sampling. 
To overcome this problem, more noise sources are mixed to the low speed 
oscillator to obtain a high jitter-to-mean-period ratio. The RNG in [5] uses an 
OPAMP with 45dB gain and 40MHz bandwidth to amplify the thermal noise of 
resistors and modulate the low speed oscillator. A 10Mbps throughput is obtained 
when the low speed oscillator runs at 10MHz and the high frequency oscillator 
runs at 1GHz. 
Even with the noise modulation, the speed ratio of these two oscillators still 
needs to be above 100:1 [4]. Therefore, the RNG using the structure in Figure 6.2 
usually requires that the high frequency oscillator runs above 1GHz [5], [110]. 
This requires relatively expensive processes. In this chapter, a new dual-oscillator 
sampling architecture for random number generation is proposed. The main 
advantage over the previous designs is the capability of achieving comparable 
data rate using slower clocks, thus cheaper process and lower cost. 
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The architecture of the proposed RNG is introduced in Section 6.3. Section 
6.4 perform system analysis in the time domain and illustrate Matlab simulation 
results. The RNG components, such as the DAC-controlled ring oscillators, the 
low metastability D flip-flop, and the up/down counters, will be discussed in 
detail in Section 6.5, 6.6, and 6.7 respectively. The digital post-processing circuits 
are presented in Section 6.8 and Section 6.9 gives the experimental results. 
 121
6.3 System Architecture 
The architecture of the proposed digital PLL-based RNG is illustrated in 
Figure 6.3. Two identical noisy ring oscillators are designed with white noise 
dominated jitter. Oscillator І is free-running and serving as the clock. The phase 
error of the two oscillators is sampled by a low metastability D flip-flop, which 
also acts as a bang-bang phase detector. Two up/down counters form the loop 
filter. The 24-bit up/down counter p integrates the phase error of the two ring 
oscillators to set the average frequency of oscillator II, and introduces a pole to 
the loop transfer function. The 1-bit up/down counter z introduces the zero to 
stabilize the loop, and provides instantaneous phase correction without affecting 
the average oscillating frequency. Therefore the two oscillators are always 
synchronized through the feedback. The whole system is powered by a voltage 
regulator to reject the noise from the power supply. It should be noted that the 
whole system is nonlinear and thus it is difficult to be modeled analytically.  
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1 bit
9 bits
Analog IC Off-chip FPGA  
Figure 6.3 Architecture of the digital PLL-based RNG. 
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From the analysis in Chapter 4, the PLL acts as a low-pass filter for the input 
phase and a high-pass filter for jitter of the local oscillator. If the loop bandwidth 
fL is wide enough, most jitter of Oscillator I will pass through to the PLL output. 
The 1/f noise upconverted jitter in Oscillator II will be filtered out. Therefore, the 
jitter difference of the two oscillators is the filtered jitter of Oscillator II, which is 
correlated white noise. After sampling by the D flip-flop, a correlated data stream 
with equal probability for ‘1’s and ‘0’s is generated. 
The closed-loop spectrum of white noise upconverted phase noise has the 
form [7] 
 ( ) ( )
2
1
2
/
1 /
L
CL
L
N fS f
f fΦ
= +  (6.1) 
By the Wiener-Khinchin theorem, the autocorrelation function of this jitter 
process can be obtained by taking inverse Fourier transform of its power spectrum 
density in (6.1). As illustrated in Figure 6.4, the autocorrelation coefficient of this 
jitter process is calculated as [8] 
 ( ) ( )xx L∆t =exp -2πf ∆tρ  (6.2) 
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2
N
f
Lf ( )log f
xxρ
t∆
Fourier
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Figure 6.4 Autocorrelation and p.s.d. 
From equation (6.2), the autocorrelation coefficient is down to 0.2% when ∆t 
equals 1/fL. Thus the autocorrelation of the output data can be significantly 
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reduced by dividing the output data rate down to around or below the PLL loop 
bandwidth fL, so that the data stream can be considered as random. Therefore for 
the proposed RNG, the maximum data rate achievable is limited by the loop 
bandwidth of this system. Since the PLL loop bandwidth can be as high as 10% of 
the clock frequency [93], ideally the maximum RNG data rate can be as high as 
10% of the ring oscillator frequency. 
However, wider loop bandwidth results in lower PLL output jitter. From [7], 
the rms jitter with respect to the reference clock for white noise dominated PLL is 
 1
4x Lf
σ κ π=  (6.3) 
Therefore the rms jitter is inversely proportional to the square root of fL: 
 1x
Lf
σ ∝  (6.4) 
The rms jitter of this digital PLL should be much larger than the LSB of the 
DAC, or the phases of the two ring oscillators will not be synchronized but 
oscillate. Thus the key factors of this design are the DAC resolution, the PLL loop 
bandwidth fL, and the noise figure of merit κ. 
The goal of this design is to implement a TRNG with data rate of 1Mbps. 
From the analysis above, the loop bandwidth of this PLL system should be 1MHz 
or higher, which requires that the oscillator’s speed is faster than 10MHz. To give 
more room to adjust the loop, the actual oscillators are designed to run at 30MHz.  
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6.4 Time Domain Analysis and System Simulation 
From the analysis in last section, oscillator I is free running with a fixed 
frequency. The speed of oscillator II is continually adjusted by the loop so that it 
is synchronized to oscillator I. As illustrated in Figure 6.5, in the presence of jitter 
and assuming that there is no frequency drift, the transition time for the two white 
noise dominated oscillators can be expressed as 
 1 1 1 1[ ] [ 1] [ ]t n t n T nε= − + +  (6.5) 
 2 2 2 2[ ] [ 1] [ ] [ ]t n t n T n nε= − + +  (6.6) 
where T1 is the constant average period of the free-running oscillator I, T2[n] is 
the average period of the oscillator II in the nth interval, and εi[n] is the jitter 
accumulated within the nth interval which expresses the deviation of the period 
from the average.  
0T +ε[1] 0T +ε[2] 0T +ε[n]
t[1]
t[2]
t[n]
t
 
Figure 6.5 Definition of random processes for clock with jitter. 
The terminals shared by the two oscillators are power supply, ground, and 
substrate. The noise from these terminals will introduce deterministic jitter which 
is in common mode to the two oscillators, and most of them will be rejected since 
the two oscillators are identical and laid out next to each other. By carefully sizing 
the transistors using the technique developed in last chapter, the ring oscillators 
are designed with white noise dominated jitter. Thus εi can be approximated as 
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zero-mean, uncorrelated, discrete Gaussian random processes. Since the thermal 
noise of each MOSFET and resistor is generated independently, the random 
processes ε1 and ε2 are independent too. 
From the analysis in Chapter 3, the standard deviation of cycle-to-cycle jitter 
εi[n] is 
 1, 2i i iT iεσ κ= =  (6.7) 
The transition time for the two oscillators in equation (6.5) and (6.6) can be 
rewritten by 
 1 1 1 1
1
[ ] [0] [ ]
n
j
t n t nT jε
=
= + +∑  (6.8) 
 2 2 2 2
1 1
[ ] [0] [ ] [ ]
n n
j j
t n t T j jε
= =
= + +∑ ∑  (6.9) 
From probability theory, a sum of Gaussian random variables is also Gaussian, 
and the random variable (A+B) is correlated to both random variables A and B. 
Thus t1[n] is a Gaussian random variable with mean of nT1 and the transition time 
sequence t1 is a correlated Gaussian random process. The standard deviation of 
the random variable t1[n] is 
 
1 1
2
1 1
1
[ ] [ ]
n
t
j
n j nTεσ σ κ
=
= =∑  (6.10) 
As illustrated in Figure 6.6, assuming there is no metastability for the D flip-
flop, the phase error sequence rb[n], which is also the output sequence of this 
RNG system, is as 
 ( )( )[ ] [ ] 1 / 2diffrb n sign t n= +  (6.11) 
where sign() is the signum function, and tdiff[n] is 
 1 2[ ] [ ] - [ ]difft n t n t n=  (6.12) 
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Figure 6.6 Data sampling by the D flip-flop. 
When the PLL is in lock, the two oscillators are synchronized together. 
Therefore tdiff[n] is the PLL rms jitter with respect to the reference clock. From 
the analysis in [8], the random process tdiff is zero-mean, correlated Gaussian 
random process with correlation coefficient in (6.2) and standard deviation in 
(6.3). As long as tdiff[n] behaves as a zero-mean Gaussian random variable, the 
probability of tdiff[n]>0 equals that of tdiff[n]<0 as shown in Figure 6.7. And the 
RNG will generate a sequence of unbiased ‘1’s and ‘0’s. 
0
[ ]difft n
xσ
'0''1'
[ ]diffPDF of t n
50% 50%
 
Figure 6.7 Sampling a Gaussian random variable. 
The frequency of oscillator II is adjusted in every clock cycle. From Figure 
6.6, if the speed of the oscillator I is faster than that of the oscillator II, there will 
be more ‘1’s than ‘0’s at the output of the D flip-flop. The up/down counter 
records this information of imbalance, and the loop will decrease the speed of the 
oscillator I until equilibrium is reached. Thus the frequency of oscillator II can be 
modeled as  
 ( )2 2[ 1] [1] [ ] [ ]p p z z vcof n f k ctr n k ctr n K+ = − ⋅ + ⋅ ⋅  (6.13) 
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where kp and kz are the gain of the counters p and z, ctrp[n] and ctrz[n] are their 
counting results, and Kvco is the VCO gain factor in the unit of Hz/bit. 
In the design implementation, the eight most significant bits of the 24-bit 
counter p are connected to the DAC control of the oscillator I, while the output of 
1-bit counter z is connected to the DAC directly. So equation (6.13) changes to 
 ( )( )162 2[ 1] [1] [ ] / 2 [ ]p z vcof n f fix ctr n ctr n K+ = − + ⋅  (6.14) 
where fix(A) is the Matlab fix function which rounds the elements of A toward 
zero, resulting in an array of integers.  
The behavior of this PLL system is simulated by Matlab. During simulation, 
oscillator I is free-running at 30MHz. Oscillator II is running at 29.9MHz and 
20ns ahead of oscillator I. The LSB of the DAC is 20kHz/bit, which is equivalent 
of 22ps resolution. The cycle-to-cycle jitter of both oscillators is 60ps. A 16-bit 
up/down counter p and 1-bit up/down counter z are used in simulation. 
Figure 6.8 shows the simulated loop acquisition process. It takes about 5000 
cycles, which is 167µs, for the two oscillators to be synchronized. Figure 6.9 
shows the output data bits, the autocorrelation coefficient, and the spectrum of the 
RNG output. The autocorrelation coefficient is as high as 62% for the adjacent 
bits.  
To lower the autocorrelation, the simplest way is to divide the data rate down. 
Figure 6.10 shows simulated results for dividing the RNG output down by 20. 
The autocorrelation coefficient is reduced to below 7% for the adjacent bits. 
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        Figure 6.8 System behavior simulated by Matlab. 
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                  Figure 6.9 RNG output simulated by Matlab. 
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                  Figure 6.10 RNG output after dividing by 20 simulated by Matlab. 
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6.5 DAC-controlled Ring Oscillator 
The ring oscillators in the standard digital libraries are all optimized for both 
noise performance and speed. Therefore customized ring oscillators are needed in 
this design to provide high jitter. 
The DAC-controlled ring oscillator is realized by adding a capacitor array to 
the load of the 3-stage single-ended ring oscillator as illustrated in Fig. 6.11. The 
delay stage is the current-starved inverter discussed in last chapter. The two ring 
oscillators are designed to be noisy. They are totally symmetric and next to each 
other in the layout. Thus the deterministic jitter due to the power supply and the 
substrate is in common-mode and will be rejected.  
pV
nV
9 control bits out
1x 1x 2x 128x
0Z 0F 1F 7F
loadC
4.5
1.75
9
1.75
27
1.5
13.5
1.5
50k
360aF 100fF
 
Figure 6.11 DAC-controlled ring oscillator. 
The design considerations for the DAC-controlled ring oscillator are: 
1. Relatively high speed. The loop bandwidth should be no higher than 10% 
of the oscillator speed. Therefore the oscillator frequency decides the maximum 
output data rate. In order to get 1Mb/s throughput, the speed is set to be 30MHz. 
2. High κ to provide enough jitter from (6.3). This will relax the resolution 
requirements for the DAC and the D flip-flop. 
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3. DAC resolution. If the DAC LSB is not much smaller than the PLL rms 
jitter, the phases of the two ring oscillators will oscillate. 
4. Adjustable range of VCO. This will decide the locking range, which is the 
maximum frequency mismatch that this PLL system can tolerate. 
 
6.5.1 Sizing Transistors 
Since this structure is implemented in AMI 1.5µm process, the analysis in 
Chapter 5 for the case of long-channel is applicable to this design. The two 
oscillators are powered by a voltage regulator which converts the 5V VDD to 2.5V. 
The purpose is to reject the deterministic jitter from the power supply and limit 
the power dissipated in the oscillators, thus generating more jitter.  
From Section 5.6.1, the speed of ring oscillators formed by the current-starved 
inverter is 
 0 ctl
SW L
If
NV C
=  (6.15) 
Therefore, 
 0
1 ctl
sw sw
If
N W L
∝ ⋅  (6.16) 
When the tuning transistors are in saturation, the KTC noise is negligible, and 
the noise figures of merit are 
 ( )( )
2
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1 16
32
H Tn sw ctl
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ox ctl swctl ctl T
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κ µ
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−
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So 
 
/sw sw
total
ctl
W L
I
κ ∝  (6.19) 
From (6.16),  at the required speed of 30MHz, the ratio between Ictl and Wsw 
should be constant. From (6.19), decreasing Ictl is better than increasing Wsw to 
maximize κtotal. Therefore, Wsw, N, and Lsw should use the minimum value 
possible to minimize Ictl and die area, which is equivalent to minimize power 
dissipation. Based on this analysis, Wsw is set to be 4.5µm, which is the minimum 
width recommended by MOSIS for AMI 1.5µm process; N is set to be 3, which 
means the VCO is a 3-stage ring. Lsw is set to be 1.75µm, which is not the 
minimum value of 1.5µm. The reason is that through simulation, for Lsw=1.5µm, 
the Ictl is so low that the output swing is too small. 
To save die area consumed by the tuning transistors, Lctl is set to be 1.5µm 
and Wctl is set to be three times of Wsw. The minimum Ictl to achieve the 30MHz 
speed is realized by tuning the control voltage Vctl, which is actually biased 
around the threshold voltage of the tuning transistors. 
Even though with all the above efforts, the κtotal obtained from simulation is 
just 8.32E-8. For the loop bandwidth of 1MHz, the PLL rms jitter is only 23.5ps. 
To provide more jitter, six 50KΩ resistors are added at the voltage control nodes. 
The reason for using six resistors is to provide independent thermal noise to each 
stage. The simulated κtotal increases to 1.25E-7. The PLL rms jitter is 35ps when 
the loop bandwidth is 1 MHz and 50ps when the loop bandwidth is 500 kHz. 
Since the power dissipation is minimized to maximize jitter, the power 
dissipated by this DAC-controlled ring oscillator is only 44.25µW. 
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6.5.2 DAC Control 
The DAC is realized by the capacitor array as shown in Figure 6.11. The 
control word decides the amount of loading capacitance at the output node of the 
ring oscillator, and thus controls the speed. The switches are implemented by 
NMOS transistors with the minimum size, which is 4.5µm/1.5µm.  
The capacitors to form the four least significant bits in the DAC should be 
much less than Cload in Figure 6.11 to provide good linearity. The linearity for the 
four most significant bits is not important since their controls will only switch 
during loop acquisition. 
The total loading capacitance should be as small as possible so that the current 
Ictl is minimized while achieving the speed of 30MHz. The 1x capacitor in the 
array is implemented by metal-meta2 capacitor with the size of 3µm by 3µm, 
which is about 360aF and is the smallest capacitor possible in AMI 1.5µm process. 
1x
0F 0F
VCO Output Node
4.5µ
1.5µ
2x
1F 1F
4.5µ
1.5µ
• • • 
Dummy Dummy
gdC
 
Figure 6.12 Capacitor array with dummy transistors. 
As shown in Figure 6.12 for each MOSFET as a switch, when the control bit 
changes there will be transient current to charge or discharge the parasitic 
capacitor Cgd. This transient current will affect the VCO’s speed. In order to 
mitigate this transient current, dummy switches with open source and complement 
controls are added for each capacitor in the array as illustrated in Figure 6.12. 
From simulation by Cadence, the LSB the DAC is 20 kHz, which is 
equivalent to a timing resolution of 20ps. The total adjusting range is 3 MHz.  
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6.6 Low Metastability D Flip-flop 
Since the edges of the oscillators are always aligned to each other, a low 
metastability D flip-flop is required in this system so that the D flip-flop is able to 
resolve itself to a valid logic level within one clock period. 
Figure 6.13 shows a typical master-slave D flip-flop in the standard digital 
libraries. The regeneration path is a positive feedback formed by two CMOS 
inverters. This type of D flip-flop cannot work properly when the edges of clock 
and data are too close, which is known as the setup time requirement. The 
limitation is mainly from the low gain CMOS inverter in the regeneration path.  
CLK
CLK
CLK
CLK
CLK
CLK
CLK
CLK
D Q
Master Latch Slave Latch  
Figure 6.13 Rising edge triggered master-slave D flip-flop. 
If assuming the threshold of the CMOS inverters in Figure 6.13 is at half of 
the power supply VDD, the phase difference ∆t of the two clocks in Figure 6.14 
will result in an input voltage ∆V to the regeneration path in the slave latch. ∆V is 
related to ∆t by the slope of the rising edge, 
 dVV t
dt
∆ = ∆ ⋅  (6.20) 
If the rising time of the clocks is 2.5ns and the logic ‘1’ is 2.5V, 1ps of ∆t will 
result in a ∆V around 1mV. Apparently the latch in Figure 6.13 cannot process a 
1mV input.  
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Figure 6.14 D flip-flop sampling of closely positioned edges. 
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Figure 6.15 Simulation results for the master-slave D flip-flop in Figure 6.13. 
Figure 6.15 shows simulated results of two clock signals being sampled by the 
master-slave D flip-flop designed in AMI 1.6µm process. The logic ‘1’ in the 
simulation is 2.5V, and the rising time for both signals is 1ns. So the slope of the 
rising edges is 2.5V/ns. As shown in Figure 6.15, the setup time needed for this D 
flip-flop is 1.038ns, which is larger than the 1ns rising time. Therefore the latch 
formed by two inverters needs input voltage of 2.5V to resolve itself. There is also 
a 220ps gap during which this D flip-flop can not resolve itself to the correct 
output. This indicates that this D flip-flop needs extra overdrive to overcome its 
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initial condition.  Unless the clock jitter is much larger than this gap, this type of 
D flip-flops should not be used in this proposed PLL-based RNG, or the RNG 
output will be always series of ‘1’s and series of ‘0’ following each other. 
To solve the problems described above, a falling edge triggered D flip-flop is 
designed in this work as illustrated in Fig. 6.16. When the CLK is high, both the 
pre-amplifier [111] and the D latch [111] will be reset. The transmission gate is 
on and the data is sampled. The reset of both the pre-amplifier and the D latch 
enables the D flip-flop to have the same initial condition every time when the 
regeneration starts. This ‘fresh’ start solves the gap problem of the typical master-
slave D flip-flop illustrated in Figure 6.15. When the CLK switches to low, the 
transmission gate is closed and the gate capacitance of the pre-amplifier holds the 
sampled data. The pre-amplifier amplifies the difference between the held data 
and half of the power supply VDD/2, and the D latch regenerates this amplified 
difference to a valid logic level. The reference voltage VDD/2 is provided by 
another voltage regulator to convert the main regulator output 2.5V to 1.25V. To 
reduce the metastability error, two D flip-flops are cascaded. 
The schematics of the pre-amplifier and the D latch are illustrated in Figure 
6.17 and 6.18. 
CLK
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D LatchPre-Amp
Q
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Vdd/2  
Figure 6.16 The low metastability D flip-flop. 
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Figure 6.17 The pre-amplifier in the designed D flip-flop. 
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Figure 6.18 The D latch in the designed D flip-flop. 
As shown in Figure 6.14 and equation (6.20), sharp clock and data edges will 
relax the resolution requirement of the D flip-flop. In this design, the output 
signals of the two ring oscillators are buffered by a three-stage inverter chain. The 
resulting waveforms have rise and fall times of 1ns and are fed into the D flip-flop. 
According to (6.20) with VDD of 2.5V, 1ps of edge location difference will result 
in a 2.5mV input to the pre-amplifier.  
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This D flip-flop is simulated by Cadence. Figure 6.19 shows the simulation 
results. During simulation, the input clock is ahead the input data signal by 1ps. 
And the D flip-flop successfully resolves itself to logic ‘1’ before next cycle starts. 
The output clock of this D flip-flop is intentionally delayed so that its rising edge 
is positioned about 2ns ahead of the rising edge of the input clock. This allows the 
D flip-flop to have more time for regeneration. Since the output of the D latch will 
be reset to VDD for the half cycle during which the transmission gate samples data, 
the outputs of this D flip-flop are return-to-VDD data. 
From simulation, the currents drawn from the power supply for the pre-
amplifier and the D latch are 20µA each. Thus the power dissipation for this D 
flip-flop is only 100µW. 
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Figure 6.19 Simulation results for the designed D flip-flop. 
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6.7 Up/Down Counters 
The up/down counters act as a loop filter. The idea is from the widely used 
analog loop filter in Figure 6.20.  
Charge-pump
R
zC
pC
Loop Filter
 
Figure 6.20 Analog loop filter. 
The loop bandwidth of this digital PLL system is a function of the oscillator 
control constant Kvco, and the counters’ gain, kp and kz. Figure 6.21 shows the 
loop acquisition process simulated by Matlab with different configuration of 
counter p. The parameters used in this simulation are shown in Figure 6.21 too. A 
shorter locking time indicates a wider loop bandwidth [57]. Therefore to get 
higher loop bandwidth, the counter p should use fewer bits. 
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Figure 6.21 Bandwidth versus configuration of the counter p. 
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The counter z is important in stabilizing the loop. The simulation in Section 
6.4 is rerun by taking the counter z out. Figure 6.21 shows that the system 
oscillates without the counter z, which means the system is not stable. 
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6.8 Digital Post-processing 
The digital post-processing circuit in the designed RNG is illustrated in Figure 
6.23. As discussed in Section 6.3 and 6.4, the raw output data of this RNG is 
highly autocorrelated, and the autocorrelation of the RNG output can be reduced 
by dividing the data rate down. In order to improve the final throughput, a von 
Neumann corrector is inserted between two dividers to help reducing the 
autocorrelation and bias. The division ratio of divider I should be larger than that 
of divider II to provide a much less autocorrelated data input to the von Neumann 
corrector. The total division ratio can be estimated by the ratio of the oscillator 
speed and system bandwidth simulated by Matlab. 
Raw Bits Divider I Von Neumann
Corrector
Divider II RNG Out
 
Figure 6.23 The digital post-processing circuits. 
The von Neumann corrector is widely used in RNGs to reduce bias in a stream 
of random bits. It converts pairs of bits into output bits as illustrated in Figure 
6.24. Suppose the probability of ‘1’s is p, and there is no autocorrelation, the 
probability of getting ‘0, 1’ and ‘1, 0’ is same, which is p(1-p). Thus the bias is 
eliminated. 
Input Bits Output Bits
0, 0 none
0, 1
1, 0
1, 1
0
1
none
 
Figure 6.24 The classic von Neumann corrector. 
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Since the raw output data is highly autocorrelated, a relatively high bias will 
be introduced after divider I. The von Neumann corrector is able to dramatically 
reduce the bias and the remaining autocorrelation in the divided data stream, but 
with a high bit-drop rate.  
To improve the bit-drop rate, a modified von Neumann corrector is designed 
and tested with this RNG. The modified algorithm monitors the bias information 
in real-time and records the difference Ddiff of ‘1’s and ‘0’s by an up/down 
counter. The modified von Neumann corrector still takes successive pairs of bits. 
If the two bits are different use the first one as the von Neumann corrector does; if 
they are same and the counting result of Ddiff is within the preset threshold DTH, 
discard both bits; if they are same and the counting result of Ddiff is beyond the 
preset threshold DTH, insert one bit of ‘1’ or ‘0’ to the output as illustrated in 
Figure 6.25. Experimental results show the optimum preset threshold DTH is 3900. 
Input Bits Output Bits
0, 0
or
1,1
diff TH
diff TH
diff TH
none   if D D
0 if D > D
1 if D < -D
 ≤
0, 1
1, 0
0
1
 
Figure 6.25 The modified von Neumann corrector. 
It should be emphasized that this modified von Neumann corrector will 
introduce serious bias to the output, since it will automatically insert a ‘1’ or ‘0’ 
when it thinks that it has to do so. However in reality, it is possible for the RNG to 
 145
output a million of ‘1’s or ‘0’s in a row, even though the probability is tiny. This 
inserted bias will be mitigated by the divider II. 
In nature, this modified von Neumann corrector is a feedback system. It 
provides an option to improve the output data rate by an engineering solution with 
trading off the best nature of the classic von Neumann corrector, and should be 
used with caution. 
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6.9 Experimental Results 
 
6.9.1 Test Chip Design 
The customized part of this design including the oscillators, the D flip-flops, 
and the voltage regulators are implemented in AMI 1.5µm 2-poly 2-metal CMOS 
process and consume an area of 1mm2. The chip micrograph is shown in Fig. 6.26. 
Excluding the output buffers, the total power dissipation of this customized 
design is 1.92mW. Half of the power is burned in the main voltage regulator. If 
the main regulator is implemented in the card reader, the power dissipation for 
this RNG system will be 0.96mW, most of which is consumed by the internal 
current buffer to reduce the rise and fall times of the oscillator output waveforms.  
The counters and the digital post-processing circuits are implemented in an 
off-chip FPGA for design flexibility. 
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Figure 6.26 Chip micrograph of the PLL-based RNG. 
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6.9.2 Measurement Results 
The two oscillators are running at 30MHz in this RNG system. Figure 6.27 
shows the measured rms jitter over the measurement time delay for the open-loop 
ring oscillators. The extracted white noise figure of merit κ is 1.48E-7. The 1/f 
noise contribution was not optimized. The reason is that with high loop bandwidth 
the upconverted 1/f noise will be filtered by the loop. The 1/f noise figure of merit 
ς is measured as 2.54E-4. The 1/f3 phase noise corner is located around 100kHz. 
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Figure 6.27 Jitter performance of the free-running ring oscillator at 30MHz. 
The DAC has a measured LSB of 44ps with the total adjusting range of 
±1.6ns. The resolution is not as fine as expected 20ps due to variation in the 
fabrication process. Due to this problem, the loop bandwidth has to be decreased 
to 500 kHz by using the 24-bit counter p. According to equation (6.3), the rms 
jitter of this system is about 60ps. Comparing to the measured LSB of 44ps, more 
division than expected is necessary to lower the autocorrelation sufficiently. The 
actual division ratio for the divider I and II in Figure 6.23 is ten and seven 
respectively. With the classic von Neumann corrector, a data rate of only 60 kbps 
is achieved. With the modified von Neumann corrector, the data rate is improved 
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to 100 kbps. It is expected that this rate will be improved in a future iteration of 
the design. 
Figure 6.28 shows the spectrum and autocorrelation coefficient of the post-
processed data. 
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Figure 6.28 Spectrum and autocorrelation coefficient of post-processed data. 
The quality of the randomness has been verified by the NIST SP800-22 test 
suite [106] over 2Mbit long sequences. This test suite consists of 16 statistical 
tests, and the passing criteria for each test is that the p-value is larger than 0.01 
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[106]. Table 6.1 shows the complete test results for three data sequences post-
processed by the classic von Neumann. Table 6.2 shows the test results for data 
sequences post-processed by the modified von Neumann. Table 6.3 summaries 
the performance of this digital PLL-based TRNG. 
Table 6.1 NIST SP800-22 statistical test results for the PLL-based RNG. 
(Post-processed by the classic von Neumann corrector) 
P-value 
Test 
Data Set I Data Set II Data Set III 
Frequency 0.483198 0.911958 0.901273 
Block Frequency 0.538931 0.659396 0.456440 
Cusum-Forward 0.438645 0.832364 0.296615 
Cusum-Reverse 0.461142 0.918811 0.372568 
Runs 0.015319 0.028246 0.021048 
Longest Run 0.314287 0.323623 0.326702 
Rank 0.098052 0.178995 0.398939 
FFT 0.652276 0.614894 0.078635 
Universal 0.080439 0.474608 0.783055 
Approx. Entropy 0.131380 0.288881 0.858016 
Serial1 0.451467 0.675619 0.022897 
Serial2 0.374261 0.416942 0.051895 
Lempel Ziv 1.000000 1.000000 1.000000 
Linear Complexity 0.671359 0.699883 0.257862 
Periodic Templates 0.982131 0.154475 0.878092 
Aperiodic Templates all passed all passed all passed 
Random Excursions all passed all passed all passed 
Random Ex. Variant all passed all passed all passed 
 151
Table 6.2 NIST SP800-22 statistical test results for the PLL-based RNG. 
(Post-processed by the modified von Neumann corrector) 
P-value 
Test 
Data Set I Data Set II Data Set III 
Frequency 0.403123 0.321518 0.346485 
Block Frequency 0.151636 0.755148 0.055258 
Cusum-Forward 0.323588 0.556027 0.677662 
Cusum-Reverse 0.338798 0.243561 0.506432 
Runs 0.17792 0.194128 0.903376 
Longest Run 0.891002 0.945998 0.124246 
Rank 0.239545 0.24964 0.141371 
FFT 0.270026 0.6652 0.718271 
Universal 0.685955 0.673109 0.841297 
Approx. Entropy 0.399766 0.196523 0.981364 
Serial1 0.866552 0.183901 0.619666 
Serial2 0.793059 0.411532 0.319159 
Lempel Ziv 1.000000 1.000000 1.000000 
Linear Complexity 0.448407 0.187954 0.980834 
Periodic Templates 0.362154 0.65189 0.299952 
Aperiodic Templates all passed all passed all passed 
Random Excursions all passed all passed all passed 
Random Ex. Variant all passed all passed all passed 
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Table 6.3 Performance summary for the PLL-based RNG. 
 Technology  1.5µm 2P2M CMOS 
 Supply Voltage  5V 
 Voltage Regulator Output  2.5V 
 Ring Oscillator Speed  30MHz 
 κ of Ring Oscillators  1.48E-07 
 System Loop Bandwidth  500kHz 
 PLL RMS Jitter  60ps 
 DAC LSB  40ps 
 RNG Output Data Rate  100kbps 
 Statistical Test Passed  NIST SP800-22 over 2Mbit long sequences 
 Power Consumption*  1.92mW 
 Die Area*  1mm2 
 * Excluding digital on FPGA 
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Chapter 7: Design of DLL-based True Random Number 
Generator 
 
7.1 Delay-locked Loops 
Delay-locked loops (DLLs) have been widely used in applications such as 
frequency synthesizers [112], clock deskewing circuits [113], and memories [114]. 
Comparing to PLLs, DLLs have the advantage of unconditional stability and 
faster locking time [115]. 
Phase
Detector
Loop
Filter
Voltage-controlled delay line
VK
reference clock in
data in data out
clock
DK ( )F s
iθ oθ
clock 0θ =
 
Figure 7.1 Basic block diagram of the DLL 
Figure 7.1 shows the block diagram of a DLL consisting of a phase detector, a 
loop filter, and a voltage-controlled delay line (VCDL) [40]. The loop transfer 
function is [40] 
 ( )
1
1
o
i D VK K F s
θ
θ = −  (7.1) 
where θi is the phase of the input data; θo is the phase of the output data; KD is the 
phase-detector gain factor in the unit of [V/rad]; KV is the delay line gain factor in 
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the unit of [rad/V]; F(s) is the transfer function of the loop filter; ωclk is the clock 
frequency. 
The loop filter in the DLL usually consists of only a capacitor. The transfer 
function contains a single pole and the loop is a first-order feedback loop. Thus 
the loop is unconditional stable. 
The DLL can not transfer the jitter to the clock and the jitter transfer function 
of the DLL is zero [116] 
 0clock
o
θ
θ =  (7.2) 
So jitter filtering is independent of loop configurations such as the loop bandwidth. 
This allows the DLL to increase the loop bandwidth to reduce the acquisition time 
as long as the loop is stable. 
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7.2 System Architecture 
The architecture of the proposed DLL-based RNG is illustrated in Figure 7.2. 
Two identical noisy voltage-controlled delay lines are designed with white noise 
dominated jitter. Delay line І is biased with fixed delay. The external clock passes 
both delay lines and the delay error is sampled by a low metastability D flip-flop, 
which also acts as a bang-bang phase detector. A loop filter converts the phase 
error to a control voltage and adjusts the delay of the delay line II so that the two 
delay lines are synchronized through the feedback. This system is still a nonlinear 
system. 
Voltage - Controlled
Delay Line II
Bias
Data
Clk
Q
Post -processing
RandomBits
D Loop FilterCLK
Voltage - Controlled
Delay Line I
Analog IC  
Figure 7.2 Architecture of the DLL-based RNG. 
If the D flip-flop is replaced by a linear phase detector, this DLL system can 
be analyzed as a LTI system. Since the external clock serves as both the reference 
clock and the input data, as shown in Figure 7.3, the phase shift θd2 by the delay 
line II is 
 ( ) ( )2 1d clock d o D VK F s Kθ θ θ θ= + −  (7.3) 
where θclock is the phase of the external clock, θd1 is the phase shift by delay line I, 
θo is the output phase of this DLL.  
The output phase θo of this DLL is 
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 2o clock dθ θ θ= +  (7.4) 
Substituting (7.4) into (7.3), the phase shift θd2 by the delay line II is related to 
the phase shift θd2 by the delay line I by 
 ( )( )21 1
D Vd
d D V
K K F s
K K F s
θ
θ = +  (7.5) 
If define the forward loop gain G(s) by 
 ( ) ( )D VG s K K F s=  (7.6) 
The loop transfer function is 
 ( ) ( )( )21 1
d
s
d
G s
H s
G s
θ
θ= = +  (7.7) 
Therefore, as long as the forward loop gain G(s) is much larger than 1, the 
loop will synchronize the phase shift by the two delay lines. 
The noise transfer function Hn(s) from θn to θo is 
 ( ) ( )0
1
1n n
H s
G s
θ
θ= = +  (7.8) 
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Figure 7.3 Block diagram of the DLL-based RNG. 
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The loop filter in this system is illustrated in Figure 7.4. The transfer function 
of this loop filter is 
 ( )
2
1
1
1 1 1 1
z z
p p
z z z p p p z z p p
s
R CF s
R C
s s
R C R C R C R C R C
+
= ⋅  + + + +   
 (7.9) 
The resistor Rp should be much larger than Rz to form a voltage divider, which 
attenuates the output of the phase detector to provide the instantaneous phase 
change to VCDL II. In this system, Rp is 10kΩ and Rz is 10Ω. 
pR
zR
zC
pC
 
Figure 7.4 Loop Filter. 
If the capacitor Cp is selected much larger than Cz, the poles of this loop filter 
are located at 
 
2
1,2
1 1 1 1 4
2 2z z z z z z p p
p
R C R C R C R C
   = − ± −      
 (7.10) 
Since 
 
2
1 4
z z z z p pR C R C R C
   
?  (7.11) 
(7.10) is approximated to 
 1 0p ≈  (7.12) 
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 2
1
z z
p
R C
≈ −  (7.13) 
Thus the zero of this loop filter will be cancelled by the pole p2. And the loop 
transfer function is approximated to 
 ( ) 1
p p
F s
R C s
≈  (7.14) 
Substituting (7.14) into (7.7), the loop transfer function is 
 ( ) Ls
L
fH s
s f
= +  (7.15) 
where 
 D VL
p p
K Kf
R C
=  (7.16) 
The noise transfer function Hn(s) is 
 ( )n
L
sH s
s f
= +  (7.17) 
Transfer functions of (7.15) and (7.17) are same as those of first-order PLLs. 
Therefore the behavior of this DLL-based RNG is same as that of the PLL-based 
RNG. The output of the D flip-flop is in the format of return-to-VDD data as 
discussed in Chapter 6. It is converted to non-return-to-VDD data in the FPGA to 
correctly represent the phase error of the two delay lines. 
Both delay lines in this DLL system are noisy and designed with white noise 
dominated jitter. From the analysis in Chapter 6, the added jitter to the external 
clock by two delay lines are independent Gaussian random variables with mean µi 
and standard deviation σi as 
 1, 2i dit iµ = =  (7.18) 
 1, 2i i dit iσ κ= =  (7.19) 
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where κi is the white noise figure of merit of the delay line, tdi is the average time 
delay of the delay line which is related to the phase shift θdi by 
 2di di
clock
t
T
πθ =  (7.20) 
Unlike the ring oscillators, the jitter at the output of the delay line is not fed 
back into the input. So the jitter process at the clock input of the D flip-flop is an 
uncorrelated Gaussian random process. The jitter process at the data input of the 
D flip-flop is a correlated Gaussian random process due to the feedback by the 
loop. The difference of these two Gaussian random processes is a zero-mean 
correlated Gaussian random process as analyzed in Chapter 6. Therefore a serial 
of correlated ‘1’s and ‘0’s with equal probability are generated by the D flip-flop. 
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7.3 Voltage-controlled Delay Line 
The single-ended ring oscillators designed in Chapter 6 only achieved κ of 
1.48E-7 with six extra 50kΩ resistors. In this design, differential delay stage is 
used in the VCDL to provide more jitter since the voltage swing is much smaller 
[10]. The cost is more power dissipation since the tail current of the differential 
stage always burns power while the current-starved inverter will not burn power 
when it is not switching. 
The voltage-controlled delay line designed in this work is a simple differential 
pair with the symmetric load [117] as illustrated in Figure 7.5. The self-biased 
technique is not used since the effect of the tail current to the RNG was planned to 
be evaluated. The power supply VDD is 3.3V to be compatible with the off-chip 
FPGA. A 0.3pF of capacitor is placed between VDD and control node of the delay 
stage to bypass the deterministic noise from power supply and stabilize the 
voltage buffer. 
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Figure 7.5 Voltage-controlled delay line. 
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To obtain high jitter, the power dissipation and the voltage swing should be 
minimized. The tail current is biased with 10µA and the power dissipation for 
each stage is 33µW. The output swing is designed to be around 600mV peak-to-
peak. The output swing could be smaller to provide more jitter. However smaller 
output swing will consume more power in the following buffer to square it up for 
the D flip-flop. 
From simulation, the κ for this differential stage achieved 2E-7 without using 
any extra resistor. The propagation delay of this delay stage is 5ns. To provide as 
much jitter as possible, the voltage-controlled delay line consists of 50 delay 
stages. The rms jitter of this delay line is 
 ( ) ( ) ( )2 7 50 5 9 100psT T E Eσ κ∆ = ∆ = − ⋅ ⋅ − =  (7.21) 
And the total power dissipation for each voltage-controlled delay line is 1.65mW. 
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7.4 Improved Low Metastability D Flip-flop 
The differential outputs of both delay lines are ‘squared up’ by current buffers 
to square waveforms with rise and fall times of 2ns. The D flip-flop designed in 
the PLL-based RNG is modified to take the differential clock. As illustrated in 
Figure 7.6, the pre-amplifier compares the difference of the clock and data 
directly and the voltage reference in the previous design is not needed any more. 
A dummy load is added at the data input of the D flip-flop so that both current 
buffers drive same amount of impedance. 
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Figure 7.6 Improved low metastability D flip-flop. 
This rising edge triggered D flip-flop is simulated by Cadence. Figure 7.7 
shows the simulation results. During simulation, the edge of the input clock is 
ahead the edge of the input data by only 0.1ps. All input signals have rise and fall 
times of 2ns. The D flip-flop successfully resolves itself to logic ‘1’ before next 
cycle starts. With this performance, one D flip-flop is enough for this RNG. The 
outputs of the D latch are delayed by three stages of inverters so that the output 
data have enough setup time ahead of the output clock. A 5-stage push-pull buffer 
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is implemented in this design to drive the outputs of this D flip-flop off the chip, 
which converts the data format back to return-to-VDD data. 
From simulation, the rms current drawn from the power supply for the pre-
amplifier is 120µA; the rms supply current for the D latch is 50µA. Thus the total 
power dissipation for this D flip-flop is 560µW. 
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Figure 7.7 Simulation results for the improved D flip-flop. 
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7.5 Experimental Results 
 
7.5.1 Test Chip Design 
The customized part of this design including the voltage-controlled delay lines, 
the D flip-flop, and the voltage buffer are implemented in AMI 1.5µm 2-poly 2-
metal CMOS process and consume an area of 2.4mm2. The chip micrograph is 
shown in Fig. 7.8. 
The delay lines consume 3.3mW of power; the D flip-flop consumes 0.56mW 
of power; the buffers between the delay lines and the D flip-flop consume 1.6mW 
of power. Therefore, excluding the output buffers, the total power dissipation of 
this customized design is 5.46mW.  
The loop filter is implemented on the PCB board. The digital post-processing 
circuits are implemented in an off-chip FPGA for design flexibility. Similar to the 
post-processing circuits designed for the PLL-based RNG, the raw output data 
pass a divider first before being fed into the classic von Neumann corrector or a 
modified von Neumann corrector to reduce the bias. Finally another frequency 
divider is used to further reduce the autocorrelation. The preset threshold in the 
modified Von Neumann corrector is still 3900. 
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Figure 7.8 Chip micrograph for the DLL-based RNG. 
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7.5.2 Measurement Results 
The jitter performance of the voltage-controlled delay lines was measured by 
Tektronix 11801C digital sampling oscilloscope [60] in time domain. A 2MHz 
3.3V peak-to-peak square wave is used as both the clock input to the voltage-
controlled delay lines and the trigger for the oscilloscope.  
Figure 7.9 shows the measured tuning characteristic of the implemented 
VCDL. The measured relationship between the jitter of the VCDL and tuning is 
plotted in Figure 7.10. From (7.19), the white noise figure of merit κ is 
 ( )t
t
σκ ∆= ∆  (7.22) 
By processing the data in Figure 7.9 and 7.10, the computed κ is plotted in Figure 
7.11 versus tuning. The results in Figure 7.11 do not agree with the analysis in 
Section 5.6. The reason is that the tuning for the differential delay stage is realized 
by varying the load impedance rather than tail current, which in fact varies both 
the output swing and the RC constant at the output node.  
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Figure 7.9 Measured tuning characteristic of the implemented VCDL. 
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Figure 7.10 Measured jitter versus tuning for the implemented VCDL. 
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Figure 7.11 Measured κ versus tuning for the implemented VCDL. 
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When the control voltage is less than 1.9V, the tuning characteristic of VCDL 
in Figure 7.9 shows two different slopes. The delay line gain factor KV is 
measured as 22ns/V and 335ns/V for these two regions. Since smaller KV 
introduces less feedback when the loop is in lock, the VCDL II is managed to be 
locked in the 22ns/V region to reduce the autocorrelation. However, from Figure 
7.10 the 22ns/V region can only provides rms jitter of less than 75ps. To 
overcome this problem, VCDL I is biased at 1.95V to provide rms jitter of 180ps 
at delay of 330ns. The complement of the RNG output is connected to the loop 
filter so that the rising edges of the VCDL I is locked to the falling edges of 
VCDL II, as shown in Figure 7.12. When the loop finishes the acquisition process, 
VCDL II is locked at delay of 80ns and provides jitter of 50ps. 
VCDL II (DATA)
VCDL I (CLK)
'1' '0'
 
Figure 7.12 Rising edges of CLK locked to falling edges of DATA. 
Figure 7.13 shows the spectrum and the autocorrelation of the raw data at the 
RNG output. Since for this design the RNG outputs data are in the return-to-VDD 
format and the conversion to non-return-to-VDD data is conducted in the FPGA, 
the signal integrity is not maintained well when the converted data are transferred 
back to the PCB board. This causes the duty cycle of the raw data is 43% for the 
‘1’s, which results in the power at DC in the spectrum. Figure 7.14 shows the 
spectrum and the autocorrelation of the data post-processed by the FPGA with the 
classic von Neumann corrector. Similar plots are obtained for post-processing 
circuits with modified von Neumann corrector. During post-processing, the raw 
data are divided by two before fed into the classic or modified von Neumann 
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corrector. The preset threshold in the modified von Neumann corrector is still 
3900. Finally the data is divided by two again to further reduce the autocorrelation. 
The obtained average throughput of this DLL-based RNG is 100kbps with the 
classic von Neumann corrector, and 160kbps with the modified von Neumann 
corrector. 
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Figure 7.13 Spectrum and autocorrelation of the raw data at the RNG output. 
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Figure 7.14 Spectrum and autocorrelation of the post-processed data. 
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In order to justify the noise sources which generate the random bits are 
Gaussian, the experiment illustrated in Figure 7.15 is performed for the delay 
lines under their locking conditions. In this experiment, the loop is broken and the 
control voltage of VCDL II is manually adjusted through a voltage attenuator so 
that the delay of the VCDL II changes from 79ns to 81ns. The raw data of the 
RNG output is collected by a data acquisition board and the duty cycle is 
computed. The computed duty cycle is a good estimate for the mean of the jitter 
difference at the specified time delay of VCDL II, and the CDF of this jitter 
sampling process is able to be constructed. The results are plotted in Figure 7.16. 
Each data point in Figure 7.16 is obtained from a data sequence of 50M bits. 
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Figure 7.15 Experiment to justify the noise source. 
The red curve in Figure 7.16 is the best-fit Gaussian CDF extracted by Matlab. 
The extracted standard deviation is 215.4ps. Since the loop is broken, the jitter 
processes at the inputs of the D flip-flop are independent. The standard deviation 
of the sampled jitter process is expected to be 
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 ( ) ( )2 22 21 2 180 50 186.8diff ps ps psσ σ σ= + = + =  (7.23) 
The measured rms jitter of 215.4ps shows good agreement to the predicted 
186.8ps with an error of 15%. These results show that the D flip-flop 
implemented is good enough for this RNG system. 
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Figure 7.16 Measured CDF and PDF of the jitter sampling process from the 
experiment in Figure 7.15. 
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The quality of the randomness has been verified by the NIST SP800-22 test 
suite [106] over 2Mbit long sequences and the Diehard battery of tests [107] with 
data streams over 80M bits.  
Table 7.1 shows the complete test results for three data sequences post-
processed by the classic von Neumann. Table 7.2 shows the test results for data 
sequences post-processed by the modified von Neumann. The passing criteria for 
the NIST SP800-22 test suite is that each p-value is larger than 0.01 [106]. 
Although the Diehard test is one of the most comprehensive test suites, there 
are no well-defined pass criteria. Intel states in reference [118] that after 
considering of all 250 p-values, the interval of 0.0001 and 0.9999 for the p-value 
yields a 95% confidence. “Therefore, the RNG fails the Diehard tests if there is a 
p-value greater than or equal to 0.9999 or less than or equal to 0.0001.” Appendix 
C and D contains sample Diehard test results performed on data streams with 
120M bits post-processed by the classic and modified von Neumann corrector.  
The performance of this DLL-based RNG and the comparison with the PLL-
based RNG in Chapter 6 are summarized in Table 7.3. 
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Table 7.1 NIST SP800-22 statistical test results for the DLL-based RNG. 
(Post-processed by the classical von Neumann corrector) 
P-value 
Test 
Data Set I Data Set II Data Set III 
Frequency 0.906613 0.663750 0.924133 
Block Frequency 0.563954 0.024046 0.462740 
Cusum-Forward 0.397421 0.603638 0.617986 
Cusum-Reverse 0.485023 0.286945 0.534325 
Runs 0.992284 0.342987 0.316359 
Longest Run 0.566233 0.846357 0.491218 
Rank 0.923367 0.697882 0.214056 
FFT 0.791636 0.274584 0.720179 
Universal 0.827000 0.079229 0.640332 
Approx. Entropy 0.873657 0.350029 0.490515 
Serial1 0.320603 0.534539 0.495508 
Serial2 0.831176 0.785853 0.435948 
Lempel Ziv 1.000000 1.000000 1.000000 
Linear Complexity 0.675385 0.333256 0.683934 
Periodic Templates 0.323844 0.654655 0.254631 
Aperiodic Templates all passed all passed all passed 
Random Excursions all passed all passed all passed 
Random Ex. Variant all passed all passed all passed 
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Table 7.2 NIST SP800-22 statistical test results for the DLL-based RNG. 
(Post-processed by the modified von Neumann corrector) 
P-value 
Test 
Data Set I Data Set II Data Set III 
Frequency 0.774009 0.819892 0.956624 
Block Frequency 0.056670 0.201523 0.111477 
Cusum-Forward 0.640330 0.223384 0.826477 
Cusum-Reverse 0.896763 0.345715 0.872350 
Runs 0.848565 0.680978 0.074707 
Longest Run 0.208117 0.848426 0.894307 
Rank 0.373764 0.489182 0.374340 
FFT 0.739574 0.066587 0.648725 
Universal 0.703728 0.467987 0.423756 
Approx. Entropy 0.894936 0.918398 0.896017 
Serial1 0.778287 0.022665 0.489608 
Serial2 0.791241 0.102496 0.385671 
Lempel Ziv 1.000000 1.000000 1.000000 
Linear Complexity 0.924310 0.364511 0.124683 
Periodic Templates 0.736223 0.257206 0.054056 
Aperiodic Templates all passed all passed all passed 
Random Excursions all passed all passed all passed 
Random Ex. Variant all passed all passed all passed 
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Table 7.3 Summary and comparison of the PLL- and DLL-based RNG 
 PLL-based RNG DLL-based RNG 
Technology 1.5µm 2P2M CMOS 1.5µm 2P2M CMOS 
Supply Voltage 5V 3.3V 
Voltage Regulator Output 2.5V N/A 
Clock Speed 30MHz 2MHz 
System Loop Bandwidth 500kHz 200kHz 
RMS Jitter 60ps 215ps 
DAC LSB 40ps N/A 
RNG Output Data Rate 100kHz 160kHz 
NIST SP800-22 
over 2Mbits 
Statistical Test Passed 
NIST SP800-22 
over 2Mbits Diehard test 
over 80Mbits 
Power Consumption* 1.92mW 5.46mW 
Die Area* 1mm2 2.4mm2 
* Excluding digital on FPGA 
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Chapter 8: Conclusion 
With the feature size of semiconductor processes scaling down aggressively 
for higher transistor density and faster speed, analog circuit design will face the 
challenge of increased fundamental noise, higher 1/f noise corner frequency, and 
lower power supply.  
In Chapter 3, a simple practical model for jitter in the presence of 1/f noise has 
been developed. This model is consistent with measurements showing that 
accumulated jitter due to 1/f noise is proportional to the measurement time delay, 
and an analytical expression for the figure of merit ζ is also provided. The 1/f 
transition time is related to the 1/f3 phase noise corner by equation (3.48). 
As feature sizes become smaller, wider PLL loop bandwidth is necessary to 
minimize the higher 1/f noise corner effect. The simple technique of (4.9) requires 
only κ and PLL loop bandwidth to predict jitter performance of a PLL [8]. It 
ignores 1/f noise because the 1/f noise corner is assumed to be inside the loop 
bandwidth frequency. It has been showed in this work that in a deep submicron 
process, the 1/f3 corner can move above the PLL loop bandwidth so that there will 
be more jitter than expected. A general technique is proposed in Chapter 4 for 
closed loop jitter prediction. If system specifications allow, the PLL loop 
bandwidth can be increased to a value above the 1/f3 noise corner, maintaining the 
applicability of the simple theory in [8]. If the PLL loop bandwidth is constrained 
to be below the 1/f3 noise corner, then the developed technique must be used to 
account for the 1/f noise contribution. 
The most important contribution of this dissertation has been to develop a 
methodology to guide design of low jitter CMOS voltage-controlled ring 
oscillators in deep submicron processes. Thermal noise upconversion in CMOS 
ring oscillators is analyzed in time domain using a LTI model. The trade-off and 
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relationship between jitter, speed, power dissipation and VCO geometry are 
evaluated for different applications. And the results indicate that jitter caused by 
white noise sources can be reduced by increasing the VCO’s channel width and 
carefully choosing channel length and number of stages. This developed model is 
supported by the measured data from 24 ring oscillators with different geometry 
fabricated in TSMC 0.18µm process. 
A new type of true RNG based on digital PLL has been proposed. The random 
bits are generated by the jitter sampling of two identical synchronized ring 
oscillators. Comparing to the traditional oscillator sampling approach, this method 
is able to achieve higher data rate when using same speed of clocks. This structure 
has been realized in a 1.5um process, and has successfully passed the NIST 
SP800-22 statistical test suite.      
The VCO design methodology developed in this dissertation is applied to the 
design of PLL- and DLL- based true random number generators (TRNG) for 
application in the area of “smart cards”. New architectures of dual-oscillator 
sampling and delay-line sampling are proposed for random number generation, 
which has the advantage of lower power dissipation and lower cost over 
traditional approaches. Both structures are implemented in test chips fabricated in 
AMI 1.5µm process. The PLL-based TRNG passed the NIST SP800-22 statistical 
test suite and the DLL-based TRNG passed both the NIST SP800-22 statistical 
test suite and the Diehard battery of tests. 
 180
8.1 Future Work 
There are several possibilities for future work in this general area. 
Only CMOS single-ended ring oscillators is discussed in detail in this thesis. 
Using the methodology in Chapter 5 and references [8] and [9], with the current 
and noise model in Chapter 2, the analytical expression of κ for differential ring 
oscillators with extremely short channels can be derived and analyzed. This work 
proposed the idea of the optimum channel length for κ minimization in VCO 
design but short of data to prove its validity. Another test chip is necessary to 
evaluate the differential ring oscillators and to prove the proposed optimum length. 
The upconversion of 1/f noise can be analyzed following the same way in 
Chapter 5 if a good approximation for the standard deviation of 1/f noise in time 
domain, which is similar to the one for the thermal noise in (5.13) developed in 
[8], is available. 
The best TRNG using delay line sampling can be implemented with a ‘smart’ 
background calibration circuit, which will stop the feedback to the delay lines 
when the loop acquisition finishes, monitor the delay drift in background, and 
automatically restart if necessary. As long as a digital controlled delay line is 
available, this background calibration circuit should be able to be implemented in 
a FPGA to test its performance. 
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Appendix A. Kappa Plot Extraction from TIE Data 
This appendix shows the Matlab program to implement the algorithm in 
Section 3.2.3 which post-processes the TIE data measured by the digital 
oscilloscopes to extract the “kappa plot”. 
 
% TIEstd.m 
clear; 
load tie.dat; 
f=150E6;                       % The VCO frequency; 
T=1/f; %period                       % The VCO period; 
n=length(tie);                       % Length of the TIE data; 
 
for i=1:1:n 
    histogram=zeros(1,n-i);                 % Reset the variable;  
    for j=1:1:(n-i) 
        histogram(j)=tie(j+i)-tie(j);        % Construct the histogram;  
    end 
    rmsjitter(i)=std(histogram);           % Compute the standard deviation; 
end 
 
t=T:T:n*T; 
loglog(t,rmsjitter,'+-'); 
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Appendix B. RNG Simulation by Matlab 
 
This appendix includes the Matlab code to simulate the system behavior and 
loop acquisition for the PLL-based RNG. 
% PLLRNG.m 
clear; 
t1(1)=0; % Transition time sequence for VCO I 
t2(1)=20e-9; % VCO II is ahead of VCO I for 20ns at the beginning 
f1=30E6; % VCO I is free-running at 30MHz 
T1=1/f1; % Period of VCO I 
f2(2)=29.9e6; % The initial speed of Oscillator II is 29.9MHz 
stop=10000; % The clock cycle to stop simulation 
tindex=0:T1:T1*(stop-1); 
output_start=5500; % The number of cycles needed for loop acquisition 
nstd=60E-12; % The oscillator cycle-to-cycle jitter is 60ps 
ctrp(2)=0; % Counter p 
ctrbit=16; % The bits in counter p 
kz=1; % Gain of counter Z is 1 
rb(2)=0; % Output of RNG 
LSB=20000; % LSB of DAC is 20kHz 
for n=2:stop 
    % update transition times 
    t1(n)=t1(n-1) + T1         + nstd*randn(1); 
    t2(n)=t2(n-1) + 1/f2(n)  + nstd*randn(1);  
    %       |         |             |    
    %    previous  average        noise   
    %    position  period 
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    % 
    rb(n)=sign(t1(n)-t2(n));                       % Determine the random bit in [-1,1] 
    ctrp(n+1)=ctrp(n)+rb(n);                     % Increment the up/down counter p 
     
    % The 8 most significant bits are connected to VCO 
    DAC(n)=fix(ctrp(n)/2^(ctrbit-8)); 
     
    % Adjusting VCO II running freq. 
    f2(n+1)=f2(2) - DAC(n)*LSB - kz*rb(n)*LSB;  
end 
 
% Discard the bits generated during loop acquisition 
rb_stable=rb(output_start:1:end);  
 
% Divide the data rate down to lower autocorrelation 
division=20; 
rb_division=rb(output_start:division:end); 
 
% autocorrelation coefficient of the RNG output 
correff1=xcorr(rb_stable, 'coeff'); 
correff2=xcorr(rb_division, 'coeff'); 
 
% Plot results 
 
subplot(8,1,1) 
plot((t1-t2),'k')                                           % The difference of transition times 
 
subplot(8,1,2) 
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plot (ctrp, 'k');                                           % Plot the value of counter p 
 
subplot(8,1,3) 
plot(DAC, 'k')                                          % Plot the control at the DAC  
 
subplot(8,1,4) 
stem((rb_stable(1:1:100)+1)/2,'k'); 
 
subplot(8,1,5) 
% Plot the autocorrelation coefficient for 30 adjacent bits 
start1=(length(correff1)+1)/2-15; 
stem(-15:1:15, correff1(start1:1:(start1+30)),'k'); 
 
subplot(8,1,6) 
% Plot the FFT of the RNG output 
fmax=1/2/T1; 
fstep=2*fmax/(length(rb_stable)-1); 
f=-fmax:fstep:fmax; 
plot(f,abs(fftshift(fft(rb_stable))),'k') 
 
subplot(8,1,7) 
% Plot the autocorrelation coefficient for the divided data 
start2=(length(correff2)+1)/2-15; 
stem(-15:1:15, correff2(start2:1:(start2+30)),'k'); 
 
subplot(8,1,8) 
% Plot the FFT of the divided data 
fmax=1/2/T1/division; 
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fstep=2*fmax/(length(rb_division)-1); 
f=-fmax:fstep:fmax; 
plot(f,abs(fftshift(fft(rb_division))),'k') 
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Appendix C. Diehard Test Results for DLL-based RNG 
with the Classic Von Neumann Corrector 
       NOTE: Most of the tests in DIEHARD return a p-value, which                
       should be uniform on [0,1) if the input file contains truly               
       independent random bits.   Those p-values are obtained by                 
       p=F(X), where F is the assumed distribution of the sample                 
       random variable X---often normal. But that assumed F is just              
       an asymptotic approximation, for which the fit will be worst              
       in the tails. Thus you should not be surprised with                       
       occasional p-values near 0 or 1, such as .0012 or .9983.                  
       When a bit stream really FAILS BIG, you will get p's of 0 or              
       1 to six or more places.  By all means, do not, as a                      
       Statistician might, think that a p < .025 or p> .975 means                
       that the RNG has "failed the test at the .05 level".  Such                
       p's happen among the hundreds that DIEHARD produces, even                 
       with good RNG's.  So keep in mind that " p happens".                      
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::            This is the BIRTHDAY SPACINGS TEST                 ::         
     :: Choose m birthdays in a year of n days.  List the spacings    ::         
     :: between the birthdays.  If j is the number of values that     ::         
     :: occur more than once in that list, then j is asymptotically   ::         
     :: Poisson distributed with mean m^3/(4n).  Experience shows n   ::         
     :: must be quite large, say n>=2^18, for comparing the results   ::         
     :: to the Poisson distribution with that mean.  This test uses   ::         
     :: n=2^24 and m=2^9,  so that the underlying distribution for j  ::         
     :: is taken to be Poisson with lambda=2^27/(2^26)=2.  A sample   ::         
     :: of 500 j's is taken, and a chi-square goodness of fit test    ::         
     :: provides a p value.  The first test uses bits 1-24 (counting  ::         
     :: from the left) from integers in the specified file.           ::         
     ::   Then the file is closed and reopened. Next, bits 2-25 are   ::         
     :: used to provide birthdays, then 3-26 and so on to bits 9-32.  ::         
     :: Each set of bits provides a p-value, and the nine p-values    ::         
     :: provide a sample for a KSTEST.                                ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
 BIRTHDAY SPACINGS TEST, M= 512 N=2**24 LAMBDA=  2.0000 
           Results for d1bin           
                   For a sample of size 500:     mean    
           d1bin           using bits  1 to 24   1.890 
  duplicate       number       number  
  spacings       observed     expected 
        0          76.       67.668 
        1         145.      135.335 
        2         135.      135.335 
        3          80.       90.224 
        4          43.       45.112 
        5          10.       18.045 
  6 to INF         11.        8.282 
 Chisquare with  6 d.o.f. =     7.45 p-value=  .719024 
  ::::::::::::::::::::::::::::::::::::::::: 
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                   For a sample of size 500:     mean    
           d1bin           using bits  2 to 25   1.994 
  duplicate       number       number  
  spacings       observed     expected 
        0          73.       67.668 
        1         122.      135.335 
        2         140.      135.335 
        3          99.       90.224 
        4          38.       45.112 
        5          23.       18.045 
  6 to INF          5.        8.282 
 Chisquare with  6 d.o.f. =     6.53 p-value=  .633610 
  ::::::::::::::::::::::::::::::::::::::::: 
                   For a sample of size 500:     mean    
           d1bin           using bits  3 to 26   2.026 
  duplicate       number       number  
  spacings       observed     expected 
        0          70.       67.668 
        1         116.      135.335 
        2         158.      135.335 
        3          85.       90.224 
        4          40.       45.112 
        5          23.       18.045 
  6 to INF          8.        8.282 
 Chisquare with  6 d.o.f. =     8.89 p-value=  .820170 
  ::::::::::::::::::::::::::::::::::::::::: 
                   For a sample of size 500:     mean    
           d1bin           using bits  4 to 27   1.892 
  duplicate       number       number  
  spacings       observed     expected 
        0          71.       67.668 
        1         145.      135.335 
        2         142.      135.335 
        3          77.       90.224 
        4          46.       45.112 
        5          15.       18.045 
  6 to INF          4.        8.282 
 Chisquare with  6 d.o.f. =     5.87 p-value=  .561584 
  ::::::::::::::::::::::::::::::::::::::::: 
                   For a sample of size 500:     mean    
           d1bin           using bits  5 to 28   2.046 
  duplicate       number       number  
  spacings       observed     expected 
        0          64.       67.668 
        1         122.      135.335 
        2         144.      135.335 
        3         101.       90.224 
        4          44.       45.112 
        5          18.       18.045 
  6 to INF          7.        8.282 
 Chisquare with  6 d.o.f. =     3.58 p-value=  .266783 
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  ::::::::::::::::::::::::::::::::::::::::: 
                   For a sample of size 500:     mean    
           d1bin           using bits  6 to 29   1.914 
  duplicate       number       number  
  spacings       observed     expected 
        0          65.       67.668 
        1         150.      135.335 
        2         138.      135.335 
        3          81.       90.224 
        4          44.       45.112 
        5          20.       18.045 
  6 to INF          2.        8.282 
 Chisquare with  6 d.o.f. =     7.69 p-value=  .738584 
  ::::::::::::::::::::::::::::::::::::::::: 
                   For a sample of size 500:     mean    
           d1bin           using bits  7 to 30   1.928 
  duplicate       number       number  
  spacings       observed     expected 
        0          74.       67.668 
        1         137.      135.335 
        2         142.      135.335 
        3          80.       90.224 
        4          39.       45.112 
        5          23.       18.045 
  6 to INF          5.        8.282 
 Chisquare with  6 d.o.f. =     5.59 p-value=  .529236 
  ::::::::::::::::::::::::::::::::::::::::: 
                   For a sample of size 500:     mean    
           d1bin           using bits  8 to 31   2.038 
  duplicate       number       number  
  spacings       observed     expected 
        0          68.       67.668 
        1         128.      135.335 
        2         145.      135.335 
        3          79.       90.224 
        4          49.       45.112 
        5          23.       18.045 
  6 to INF          8.        8.282 
 Chisquare with  6 d.o.f. =     4.19 p-value=  .349164 
  ::::::::::::::::::::::::::::::::::::::::: 
                   For a sample of size 500:     mean    
           d1bin           using bits  9 to 32   2.038 
  duplicate       number       number  
  spacings       observed     expected 
        0          78.       67.668 
        1         123.      135.335 
        2         119.      135.335 
        3         103.       90.224 
        4          48.       45.112 
        5          19.       18.045 
  6 to INF         10.        8.282 
 Chisquare with  6 d.o.f. =     7.07 p-value=  .686026 
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  ::::::::::::::::::::::::::::::::::::::::: 
   The 9 p-values were 
        .719024   .633610   .820170   .561584   .266783 
        .738584   .529236   .349164   .686026 
  A KSTEST for the 9 p-values yields  .739645 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::            THE OVERLAPPING 5-PERMUTATION TEST                 ::         
     :: This is the OPERM5 test.  It looks at a sequence of one mill- ::         
     :: ion 32-bit random integers.  Each set of five consecutive     ::         
     :: integers can be in one of 120 states, for the 5! possible or- ::         
     :: derings of five numbers.  Thus the 5th, 6th, 7th,...numbers   ::         
     :: each provide a state. As many thousands of state transitions  ::         
     :: are observed,  cumulative counts are made of the number of    ::         
     :: occurences of each state.  Then the quadratic form in the     ::         
     :: weak inverse of the 120x120 covariance matrix yields a test   ::         
     :: equivalent to the likelihood ratio test that the 120 cell     ::         
     :: counts came from the specified (asymptotically) normal dis-   ::         
     :: tribution with the specified 120x120 covariance matrix (with  ::         
     :: rank 99).  This version uses 1,000,000 integers, twice.       ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
           OPERM5 test for file d1bin           
     For a sample of 1,000,000 consecutive 5-tuples, 
 chisquare for 99 degrees of freedom= 85.968; p-value= .178095 
           OPERM5 test for file d1bin           
     For a sample of 1,000,000 consecutive 5-tuples, 
 chisquare for 99 degrees of freedom= 97.365; p-value= .472313 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     :: This is the BINARY RANK TEST for 31x31 matrices. The leftmost ::         
     :: 31 bits of 31 random integers from the test sequence are used ::         
     :: to form a 31x31 binary matrix over the field {0,1}. The rank  ::         
     :: is determined. That rank can be from 0 to 31, but ranks< 28   ::         
     :: are rare, and their counts are pooled with those for rank 28. ::         
     :: Ranks are found for 40,000 such random matrices and a chisqua-::         
     :: re test is performed on counts for ranks 31,30,29 and <=28.   ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
    Binary rank test for d1bin           
         Rank test for 31x31 binary matrices: 
        rows from leftmost 31 bits of each 32-bit integer 
      rank   observed  expected (o-e)^2/e  sum 
        28       200     211.4   .616651     .617 
        29      5193    5134.0   .677792    1.294 
        30     23101   23103.0   .000181    1.295 
        31     11506   11551.5   .179411    1.474 
  chisquare= 1.474 for 3 d. of f.; p-value= .424080 
-------------------------------------------------------------- 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     :: This is the BINARY RANK TEST for 32x32 matrices. A random 32x ::         
     :: 32 binary matrix is formed, each row a 32-bit random integer. ::         
     :: The rank is determined. That rank can be from 0 to 32, ranks  ::         
     :: less than 29 are rare, and their counts are pooled with those ::         
     :: for rank 29.  Ranks are found for 40,000 such random matrices ::         
     :: and a chisquare test is performed on counts for ranks  32,31, ::         
     :: 30 and <=29.                                                  ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
    Binary rank test for d1bin           
         Rank test for 32x32 binary matrices: 
        rows from leftmost 32 bits of each 32-bit integer 
      rank   observed  expected (o-e)^2/e  sum 
        29       214     211.4   .031533     .032 
        30      5163    5134.0   .163694     .195 
        31     23089   23103.0   .008541     .204 
        32     11534   11551.5   .026586     .230 
  chisquare=  .230 for 3 d. of f.; p-value= .343085 
-------------------------------------------------------------- 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     :: This is the BINARY RANK TEST for 6x8 matrices.  From each of  ::         
     :: six random 32-bit integers from the generator under test, a   ::         
     :: specified byte is chosen, and the resulting six bytes form a  ::         
     :: 6x8 binary matrix whose rank is determined.  That rank can be ::         
     :: from 0 to 6, but ranks 0,1,2,3 are rare; their counts are     ::         
     :: pooled with those for rank 4. Ranks are found for 100,000     ::         
     :: random matrices, and a chi-square test is performed on        ::         
     :: counts for ranks 6,5 and <=4.                                 ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
         Binary Rank Test for d1bin           
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  1 to  8 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          977       944.3       1.132       1.132 
          r =5        21731     21743.9        .008       1.140 
          r =6        77292     77311.8        .005       1.145 
                        p=1-exp(-SUM/2)= .43589 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  2 to  9 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          938       944.3        .042        .042 
          r =5        21861     21743.9        .631        .673 
          r =6        77201     77311.8        .159        .831 
                        p=1-exp(-SUM/2)= .34015 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  3 to 10 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          968       944.3        .595        .595 
          r =5        21743     21743.9        .000        .595 
          r =6        77289     77311.8        .007        .602 
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                        p=1-exp(-SUM/2)= .25974 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  4 to 11 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          916       944.3        .848        .848 
          r =5        21949     21743.9       1.935       2.783 
          r =6        77135     77311.8        .404       3.187 
                        p=1-exp(-SUM/2)= .79680 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  5 to 12 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          928       944.3        .281        .281 
          r =5        21793     21743.9        .111        .392 
          r =6        77279     77311.8        .014        .406 
                        p=1-exp(-SUM/2)= .18380 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  6 to 13 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          931       944.3        .187        .187 
          r =5        21664     21743.9        .294        .481 
          r =6        77405     77311.8        .112        .593 
                        p=1-exp(-SUM/2)= .25670 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  7 to 14 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          965       944.3        .454        .454 
          r =5        21665     21743.9        .286        .740 
          r =6        77370     77311.8        .044        .784 
                        p=1-exp(-SUM/2)= .32423 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  8 to 15 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          973       944.3        .872        .872 
          r =5        21516     21743.9       2.389       3.261 
          r =6        77511     77311.8        .513       3.774 
                        p=1-exp(-SUM/2)= .84848 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits  9 to 16 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          955       944.3        .121        .121 
          r =5        21700     21743.9        .089        .210 
          r =6        77345     77311.8        .014        .224 
                        p=1-exp(-SUM/2)= .10600 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 10 to 17 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          860       944.3       7.526       7.526 
          r =5        21606     21743.9        .875       8.400 
          r =6        77534     77311.8        .639       9.039 
 192
                        p=1-exp(-SUM/2)= .98911 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 11 to 18 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          922       944.3        .527        .527 
          r =5        21504     21743.9       2.647       3.174 
          r =6        77574     77311.8        .889       4.063 
                        p=1-exp(-SUM/2)= .86884 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 12 to 19 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          916       944.3        .848        .848 
          r =5        21767     21743.9        .025        .873 
          r =6        77317     77311.8        .000        .873 
                        p=1-exp(-SUM/2)= .35374 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 13 to 20 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          917       944.3        .789        .789 
          r =5        21783     21743.9        .070        .860 
          r =6        77300     77311.8        .002        .861 
                        p=1-exp(-SUM/2)= .34996 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 14 to 21 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          952       944.3        .063        .063 
          r =5        21751     21743.9        .002        .065 
          r =6        77297     77311.8        .003        .068 
                        p=1-exp(-SUM/2)= .03339 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 15 to 22 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          948       944.3        .014        .014 
          r =5        21832     21743.9        .357        .371 
          r =6        77220     77311.8        .109        .480 
                        p=1-exp(-SUM/2)= .21355 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 16 to 23 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          991       944.3       2.309       2.309 
          r =5        21691     21743.9        .129       2.438 
          r =6        77318     77311.8        .000       2.439 
                        p=1-exp(-SUM/2)= .70456 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 17 to 24 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          943       944.3        .002        .002 
          r =5        21664     21743.9        .294        .295 
          r =6        77393     77311.8        .085        .381 
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                        p=1-exp(-SUM/2)= .17332 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 18 to 25 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          931       944.3        .187        .187 
          r =5        21735     21743.9        .004        .191 
          r =6        77334     77311.8        .006        .197 
                        p=1-exp(-SUM/2)= .09397 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 19 to 26 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          928       944.3        .281        .281 
          r =5        21821     21743.9        .273        .555 
          r =6        77251     77311.8        .048        .603 
                        p=1-exp(-SUM/2)= .26015 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 20 to 27 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          924       944.3        .436        .436 
          r =5        21812     21743.9        .213        .650 
          r =6        77264     77311.8        .030        .679 
                        p=1-exp(-SUM/2)= .28798 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 21 to 28 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          934       944.3        .112        .112 
          r =5        21595     21743.9       1.020       1.132 
          r =6        77471     77311.8        .328       1.460 
                        p=1-exp(-SUM/2)= .51805 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 22 to 29 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          986       944.3       1.841       1.841 
          r =5        21539     21743.9       1.931       3.772 
          r =6        77475     77311.8        .344       4.117 
                        p=1-exp(-SUM/2)= .87233 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 23 to 30 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          954       944.3        .100        .100 
          r =5        21648     21743.9        .423        .523 
          r =6        77398     77311.8        .096        .619 
                        p=1-exp(-SUM/2)= .26607 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 24 to 31 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          936       944.3        .073        .073 
          r =5        21629     21743.9        .607        .680 
          r =6        77435     77311.8        .196        .876 
 194
                        p=1-exp(-SUM/2)= .35482 
        Rank of a 6x8 binary matrix, 
     rows formed from eight bits of the RNG d1bin           
     b-rank test for bits 25 to 32 
                     OBSERVED   EXPECTED     (O-E)^2/E      SUM 
          r<=4          997       944.3       2.941       2.941 
          r =5        21644     21743.9        .459       3.400 
          r =6        77359     77311.8        .029       3.429 
                        p=1-exp(-SUM/2)= .81992 
   TEST SUMMARY, 25 tests on 100,000 random 6x8 matrices 
 These should be 25 uniform [0,1] random variables: 
     .435887     .340149     .259745     .796802     .183802 
     .256698     .324233     .848480     .106001     .989106 
     .868842     .353736     .349957     .033390     .213551 
     .704563     .173318     .093974     .260147     .287977 
     .518052     .872334     .266068     .354819     .819924 
   brank test summary for d1bin           
       The KS test for those 25 supposed UNI's yields 
                    KS p-value= .823936 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::                   THE BITSTREAM TEST                          ::         
     :: The file under test is viewed as a stream of bits. Call them  ::         
     :: b1,b2,... .  Consider an alphabet with two "letters", 0 and 1 ::         
     :: and think of the stream of bits as a succession of 20-letter  ::         
     :: "words", overlapping.  Thus the first word is b1b2...b20, the ::         
     :: second is b2b3...b21, and so on.  The bitstream test counts   ::         
     :: the number of missing 20-letter (20-bit) words in a string of ::         
     :: 2^21 overlapping 20-letter words.  There are 2^20 possible 20 ::         
     :: letter words.  For a truly random string of 2^21+19 bits, the ::         
     :: number of missing words j should be (very close to) normally  ::         
     :: distributed with mean 141,909 and sigma 428.  Thus            ::         
     ::  (j-141909)/428 should be a standard normal variate (z score) ::         
     :: that leads to a uniform [0,1) p value.  The test is repeated  ::         
     :: twenty times.                                                 ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 THE OVERLAPPING 20-tuples BITSTREAM  TEST, 20 BITS PER WORD, N words 
   This test uses N=2^21 and samples the bitstream 20 times. 
  No. missing words should average  141909. with sigma=428. 
--------------------------------------------------------- 
tst no  1:  141610 missing words,  -.70 sigmas from mean, p-value= .24216 
tst no  2:  142217 missing words,   .72 sigmas from mean, p-value= .76389 
tst no  3:  141713 missing words,  -.46 sigmas from mean, p-value= .32322 
tst no  4:  142240 missing words,   .77 sigmas from mean, p-value= .78012 
tst no  5:  141431 missing words, -1.12 sigmas from mean, p-value= .13187 
tst no  6:  142101 missing words,   .45 sigmas from mean, p-value= .67286 
tst no  7:  142237 missing words,   .77 sigmas from mean, p-value= .77804 
tst no  8:  141510 missing words,  -.93 sigmas from mean, p-value= .17541 
tst no  9:  142200 missing words,   .68 sigmas from mean, p-value= .75148 
tst no 10:  141252 missing words, -1.54 sigmas from mean, p-value= .06229 
tst no 11:  142402 missing words,  1.15 sigmas from mean, p-value= .87515 
tst no 12:  142434 missing words,  1.23 sigmas from mean, p-value= .88988 
tst no 13:  142147 missing words,   .56 sigmas from mean, p-value= .71066 
tst no 14:  141600 missing words,  -.72 sigmas from mean, p-value= .23492 
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tst no 15:  141179 missing words, -1.71 sigmas from mean, p-value= .04397 
tst no 16:  141032 missing words, -2.05 sigmas from mean, p-value= .02019 
tst no 17:  141392 missing words, -1.21 sigmas from mean, p-value= .11339 
tst no 18:  141728 missing words,  -.42 sigmas from mean, p-value= .33591 
tst no 19:  141704 missing words,  -.48 sigmas from mean, p-value= .31571 
tst no 20:  141398 missing words, -1.19 sigmas from mean, p-value= .11610 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::             The tests OPSO, OQSO and DNA                      ::         
     ::         OPSO means Overlapping-Pairs-Sparse-Occupancy         ::         
     :: The OPSO test considers 2-letter words from an alphabet of    ::         
     :: 1024 letters.  Each letter is determined by a specified ten   ::         
     :: bits from a 32-bit integer in the sequence to be tested. OPSO ::         
     :: generates  2^21 (overlapping) 2-letter words  (from 2^21+1    ::         
     :: "keystrokes")  and counts the number of missing words---that  ::         
     :: is 2-letter words which do not appear in the entire sequence. ::         
     :: That count should be very close to normally distributed with  ::         
     :: mean 141,909, sigma 290. Thus (missingwrds-141909)/290 should ::         
     :: be a standard normal variable. The OPSO test takes 32 bits at ::         
     :: a time from the test file and uses a designated set of ten    ::         
     :: consecutive bits. It then restarts the file for the next de-  ::         
     :: signated 10 bits, and so on.                                  ::         
     ::                                                               ::         
     ::     OQSO means Overlapping-Quadruples-Sparse-Occupancy        ::         
     ::   The test OQSO is similar, except that it considers 4-letter ::         
     :: words from an alphabet of 32 letters, each letter determined  ::         
     :: by a designated string of 5 consecutive bits from the test    ::         
     :: file, elements of which are assumed 32-bit random integers.   ::         
     :: The mean number of missing words in a sequence of 2^21 four-  ::         
     :: letter words,  (2^21+3 "keystrokes"), is again 141909, with   ::         
     :: sigma = 295.  The mean is based on theory; sigma comes from   ::         
     :: extensive simulation.                                         ::         
     ::                                                               ::         
     ::    The DNA test considers an alphabet of 4 letters::  C,G,A,T,::         
     :: determined by two designated bits in the sequence of random   ::         
     :: integers being tested.  It considers 10-letter words, so that ::         
     :: as in OPSO and OQSO, there are 2^20 possible words, and the   ::         
     :: mean number of missing words from a string of 2^21  (over-    ::         
     :: lapping)  10-letter  words (2^21+9 "keystrokes") is 141909.   ::         
     :: The standard deviation sigma=339 was determined as for OQSO   ::         
     :: by simulation.  (Sigma for OPSO, 290, is the true value (to   ::         
     :: three places), not determined by simulation.                  ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
 OPSO test for generator d1bin           
  Output: No. missing words (mw), equiv normal variate (z), p-value (p) 
                                                       mw     z      p 
OPSO for d1bin           using bits 23 to 32        141332 -1.991  .0233 
OPSO for d1bin           using bits 22 to 31        141739  -.587  .2785 
OPSO for d1bin           using bits 21 to 30        142266  1.230  .8906 
OPSO for d1bin           using bits 20 to 29        141957   .164  .5653 
OPSO for d1bin           using bits 19 to 28        141898  -.039  .4844 
OPSO for d1bin           using bits 18 to 27        141800  -.377  .3531 
OPSO for d1bin           using bits 17 to 26        142208  1.030  .8485 
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OPSO for d1bin           using bits 16 to 25        142011   .351  .6371 
OPSO for d1bin           using bits 15 to 24        142142   .802  .7888 
OPSO for d1bin           using bits 14 to 23        141708  -.694  .2438 
OPSO for d1bin           using bits 13 to 22        142335  1.468  .9289 
OPSO for d1bin           using bits 12 to 21        142255  1.192  .8834 
OPSO for d1bin           using bits 11 to 20        142145   .813  .7918 
OPSO for d1bin           using bits 10 to 19        142425  1.778  .9623 
OPSO for d1bin           using bits  9 to 18        141896  -.046  .4817 
OPSO for d1bin           using bits  8 to 17        142046   .471  .6813 
OPSO for d1bin           using bits  7 to 16        142056   .506  .6935 
OPSO for d1bin           using bits  6 to 15        141474 -1.501  .0667 
OPSO for d1bin           using bits  5 to 14        142150   .830  .7967 
OPSO for d1bin           using bits  4 to 13        142330  1.451  .9266 
OPSO for d1bin           using bits  3 to 12        141993   .289  .6135 
OPSO for d1bin           using bits  2 to 11        141729  -.622  .2670 
OPSO for d1bin           using bits  1 to 10        141871  -.132  .4474 
 
OQSO test for generator d1bin           
  Output: No. missing words (mw), equiv normal variate (z), p-value (p) 
                                                      mw       z      p 
OQSO for d1bin           using bits 28 to 32        142137   .772  .7799 
OQSO for d1bin           using bits 27 to 31        141784  -.425  .3355 
OQSO for d1bin           using bits 26 to 30        141625  -.964  .1676 
OQSO for d1bin           using bits 25 to 29        142517  2.060  .9803 
OQSO for d1bin           using bits 24 to 28        141966   .192  .5762 
OQSO for d1bin           using bits 23 to 27        142120   .714  .7624 
OQSO for d1bin           using bits 22 to 26        142472  1.907  .9718 
OQSO for d1bin           using bits 21 to 25        141275 -2.150  .0158 
OQSO for d1bin           using bits 20 to 24        141755  -.523  .3004 
OQSO for d1bin           using bits 19 to 23        142049   .473  .6821 
OQSO for d1bin           using bits 18 to 22        141650  -.879  .1897 
OQSO for d1bin           using bits 17 to 21        141527 -1.296  .0975 
OQSO for d1bin           using bits 16 to 20        141822  -.296  .3836 
OQSO for d1bin           using bits 15 to 19        141998   .301  .6181 
OQSO for d1bin           using bits 14 to 18        142140   .782  .7829 
OQSO for d1bin           using bits 13 to 17        141754  -.527  .2993 
OQSO for d1bin           using bits 12 to 16        141964   .185  .5735 
OQSO for d1bin           using bits 11 to 15        142719  2.745  .9970 
OQSO for d1bin           using bits 10 to 14        141578 -1.123  .1307 
OQSO for d1bin           using bits  9 to 13        141817  -.313  .3771 
OQSO for d1bin           using bits  8 to 12        141872  -.127  .4497 
OQSO for d1bin           using bits  7 to 11        141791  -.401  .3442 
OQSO for d1bin           using bits  6 to 10        141492 -1.415  .0786 
OQSO for d1bin           using bits  5 to  9        141793  -.394  .3467 
OQSO for d1bin           using bits  4 to  8        141470 -1.489  .0682 
OQSO for d1bin           using bits  3 to  7        141975   .223  .5881 
OQSO for d1bin           using bits  2 to  6        142271  1.226  .8899 
OQSO for d1bin           using bits  1 to  5        142360  1.528  .9367 
 
 DNA test for generator d1bin           
  Output: No. missing words (mw), equiv normal variate (z), p-value (p) 
                                                      mw     z      p 
DNA for d1bin           using bits 31 to 32        141267 -1.895  .0291 
DNA for d1bin           using bits 30 to 31        141930   .061  .5243 
DNA for d1bin           using bits 29 to 30        141825  -.249  .4018 
DNA for d1bin           using bits 28 to 29        141922   .037  .5149 
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DNA for d1bin           using bits 27 to 28        141978   .203  .5803 
DNA for d1bin           using bits 26 to 27        141216 -2.045  .0204 
DNA for d1bin           using bits 25 to 26        142480  1.683  .9539 
DNA for d1bin           using bits 24 to 25        141992   .244  .5963 
DNA for d1bin           using bits 23 to 24        141586  -.954  .1701 
DNA for d1bin           using bits 22 to 23        141217 -2.042  .0206 
DNA for d1bin           using bits 21 to 22        142037   .377  .6468 
DNA for d1bin           using bits 20 to 21        141911   .005  .5020 
DNA for d1bin           using bits 19 to 20        141830  -.234  .4075 
DNA for d1bin           using bits 18 to 19        142218   .911  .8187 
DNA for d1bin           using bits 17 to 18        141622  -.848  .1983 
DNA for d1bin           using bits 16 to 17        141898  -.033  .4867 
DNA for d1bin           using bits 15 to 16        141643  -.786  .2160 
DNA for d1bin           using bits 14 to 15        142003   .276  .6088 
DNA for d1bin           using bits 13 to 14        142343  1.279  .8996 
DNA for d1bin           using bits 12 to 13        141789  -.355  .3613 
DNA for d1bin           using bits 11 to 12        142061   .447  .6727 
DNA for d1bin           using bits 10 to 11        142545  1.875  .9696 
DNA for d1bin           using bits  9 to 10        142239   .972  .8346 
DNA for d1bin           using bits  8 to  9        141574  -.989  .1613 
DNA for d1bin           using bits  7 to  8        142098   .557  .7111 
DNA for d1bin           using bits  6 to  7        141882  -.081  .4679 
DNA for d1bin           using bits  5 to  6        141974   .191  .5756 
DNA for d1bin           using bits  4 to  5        141523 -1.140  .1272 
DNA for d1bin           using bits  3 to  4        141634  -.812  .2083 
DNA for d1bin           using bits  2 to  3        141564 -1.019  .1542 
DNA for d1bin           using bits  1 to  2        141949   .117  .5466 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::     This is the COUNT-THE-1's TEST on a stream of bytes.      ::         
     :: Consider the file under test as a stream of bytes (four per   ::         
     :: 32 bit integer).  Each byte can contain from 0 to 8 1's,      ::         
     :: with probabilities 1,8,28,56,70,56,28,8,1 over 256.  Now let  ::         
     :: the stream of bytes provide a string of overlapping  5-letter ::         
     :: words, each "letter" taking values A,B,C,D,E. The letters are ::         
     :: determined by the number of 1's in a byte::  0,1,or 2 yield A,::         
     :: 3 yields B, 4 yields C, 5 yields D and 6,7 or 8 yield E. Thus ::         
     :: we have a monkey at a typewriter hitting five keys with vari- ::         
     :: ous probabilities (37,56,70,56,37 over 256).  There are 5^5   ::         
     :: possible 5-letter words, and from a string of 256,000 (over-  ::         
     :: lapping) 5-letter words, counts are made on the frequencies   ::         
     :: for each word.   The quadratic form in the weak inverse of    ::         
     :: the covariance matrix of the cell counts provides a chisquare ::         
     :: test::  Q5-Q4, the difference of the naive Pearson sums of    ::         
     :: (OBS-EXP)^2/EXP on counts for 5- and 4-letter cell counts.    ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
   Test results for d1bin           
 Chi-square with 5^5-5^4=2500 d.of f. for sample size:2560000 
                               chisquare  equiv normal  p-value 
  Results fo COUNT-THE-1's in successive bytes: 
 byte stream for d1bin            2446.13      -.762      .223091 
 byte stream for d1bin            2545.71       .646      .741019 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::     This is the COUNT-THE-1's TEST for specific bytes.        ::         
     :: Consider the file under test as a stream of 32-bit integers.  ::         
     :: From each integer, a specific byte is chosen , say the left-  ::         
     :: most::  bits 1 to 8. Each byte can contain from 0 to 8 1's,   ::         
     :: with probabilitie 1,8,28,56,70,56,28,8,1 over 256.  Now let   ::         
     :: the specified bytes from successive integers provide a string ::         
     :: of (overlapping) 5-letter words, each "letter" taking values  ::         
     :: A,B,C,D,E. The letters are determined  by the number of 1's,  ::         
     :: in that byte::  0,1,or 2 ---> A, 3 ---> B, 4 ---> C, 5 ---> D,::         
     :: and  6,7 or 8 ---> E.  Thus we have a monkey at a typewriter  ::         
     :: hitting five keys with with various probabilities::  37,56,70,::         
     :: 56,37 over 256. There are 5^5 possible 5-letter words, and    ::         
     :: from a string of 256,000 (overlapping) 5-letter words, counts ::         
     :: are made on the frequencies for each word. The quadratic form ::         
     :: in the weak inverse of the covariance matrix of the cell      ::         
     :: counts provides a chisquare test::  Q5-Q4, the difference of  ::         
     :: the naive Pearson  sums of (OBS-EXP)^2/EXP on counts for 5-   ::         
     :: and 4-letter cell counts.                                     ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 Chi-square with 5^5-5^4=2500 d.of f. for sample size: 256000 
                      chisquare  equiv normal  p value 
  Results for COUNT-THE-1's in specified bytes: 
           bits  1 to  8  2506.19       .088      .534866 
           bits  2 to  9  2513.90       .197      .577936 
           bits  3 to 10  2455.18      -.634      .263092 
           bits  4 to 11  2478.94      -.298      .382929 
           bits  5 to 12  2466.89      -.468      .319808 
           bits  6 to 13  2516.40       .232      .591725 
           bits  7 to 14  2518.41       .260      .602721 
           bits  8 to 15  2523.63       .334      .630859 
           bits  9 to 16  2489.03      -.155      .438370 
           bits 10 to 17  2540.37       .571      .715986 
           bits 11 to 18  2508.98       .127      .550502 
           bits 12 to 19  2388.93     -1.571      .058118 
           bits 13 to 20  2478.18      -.309      .378817 
           bits 14 to 21  2600.21      1.417      .921783 
           bits 15 to 22  2562.88       .889      .813070 
           bits 16 to 23  2424.03     -1.074      .141340 
           bits 17 to 24  2507.55       .107      .542502 
           bits 18 to 25  2433.16      -.945      .172254 
           bits 19 to 26  2444.37      -.787      .215701 
           bits 20 to 27  2499.65      -.005      .497997 
           bits 21 to 28  2427.56     -1.024      .152823 
           bits 22 to 29  2525.05       .354      .638408 
           bits 23 to 30  2502.74       .039      .515476 
           bits 24 to 31  2642.83      2.020      .978301 
           bits 25 to 32  2500.56       .008      .503154 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::               THIS IS A PARKING LOT TEST                      ::         
     :: In a square of side 100, randomly "park" a car---a circle of  ::         
     :: radius 1.   Then try to park a 2nd, a 3rd, and so on, each    ::         
     :: time parking "by ear".  That is, if an attempt to park a car  ::         
     :: causes a crash with one already parked, try again at a new    ::         
     :: random location. (To avoid path problems, consider parking    ::         
     :: helicopters rather than cars.)   Each attempt leads to either ::         
     :: a crash or a success, the latter followed by an increment to  ::         
     :: the list of cars already parked. If we plot n:  the number of ::         
     :: attempts, versus k::  the number successfully parked, we get a::         
     :: curve that should be similar to those provided by a perfect   ::         
     :: random number generator.  Theory for the behavior of such a   ::         
     :: random curve seems beyond reach, and as graphics displays are ::         
     :: not available for this battery of tests, a simple characteriz ::         
     :: ation of the random experiment is used: k, the number of cars ::         
     :: successfully parked after n=12,000 attempts. Simulation shows ::         
     :: that k should average 3523 with sigma 21.9 and is very close  ::         
     :: to normally distributed.  Thus (k-3523)/21.9 should be a st-  ::         
     :: andard normal variable, which, converted to a uniform varia-  ::         
     :: ble, provides input to a KSTEST based on a sample of 10.      ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
           CDPARK: result of ten tests on file d1bin           
            Of 12,000 tries, the average no. of successes 
                 should be 3523 with sigma=21.9 
            Successes: 3525    z-score:   .091 p-value: .536382 
            Successes: 3514    z-score:  -.411 p-value: .340551 
            Successes: 3531    z-score:   .365 p-value: .642555 
            Successes: 3559    z-score:  1.644 p-value: .949895 
            Successes: 3522    z-score:  -.046 p-value: .481790 
            Successes: 3550    z-score:  1.233 p-value: .891189 
            Successes: 3520    z-score:  -.137 p-value: .445521 
            Successes: 3557    z-score:  1.553 p-value: .939730 
            Successes: 3519    z-score:  -.183 p-value: .427537 
            Successes: 3563    z-score:  1.826 p-value: .966111 
  
           square size   avg. no.  parked   sample sigma 
             100.            3536.000       18.067 
            KSTEST for the above 10: p=  .925296 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::               THE MINIMUM DISTANCE TEST                       ::         
     :: It does this 100 times::   choose n=8000 random points in a   ::         
     :: square of side 10000.  Find d, the minimum distance between   ::         
     :: the (n^2-n)/2 pairs of points.  If the points are truly inde- ::         
     :: pendent uniform, then d^2, the square of the minimum distance ::         
     :: should be (very close to) exponentially distributed with mean ::         
     :: .995 .  Thus 1-exp(-d^2/.995) should be uniform on [0,1) and  ::         
     :: a KSTEST on the resulting 100 values serves as a test of uni- ::         
     :: formity for random points in the square. Test numbers=0 mod 5 ::         
     :: are printed but the KSTEST is based on the full set of 100    ::         
     :: random choices of 8000 points in the 10000x10000 square.      ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
               This is the MINIMUM DISTANCE test 
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              for random integers in the file d1bin           
     Sample no.    d^2     avg     equiv uni             
           5     .3179   1.0223     .273513 
          10     .5802   1.1477     .441837 
          15    4.0468   1.3053     .982873 
          20    2.5662   1.2760     .924159 
          25    1.4633   1.2612     .770220 
          30     .3392   1.1946     .288856 
          35     .4344   1.1244     .353728 
          40     .0180   1.1647     .017958 
          45     .7437   1.1456     .526444 
          50     .2360   1.0942     .211180 
          55    1.7649   1.0528     .830316 
          60    3.0577   1.0567     .953720 
          65     .0864   1.0489     .083142 
          70    1.3914   1.0625     .753018 
          75    1.6058   1.1034     .800886 
          80     .1231   1.0799     .116414 
          85     .1280   1.0696     .120752 
          90    2.7471   1.1285     .936768 
          95    2.4284   1.1296     .912890 
         100     .2291   1.1037     .205627 
     MINIMUM DISTANCE TEST for d1bin           
          Result of KS test on 20 transformed mindist^2's: 
                                  p-value= .820154 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::              THE 3DSPHERES TEST                               ::         
     :: Choose  4000 random points in a cube of edge 1000.  At each   ::         
     :: point, center a sphere large enough to reach the next closest ::         
     :: point. Then the volume of the smallest such sphere is (very   ::         
     :: close to) exponentially distributed with mean 120pi/3.  Thus  ::         
     :: the radius cubed is exponential with mean 30. (The mean is    ::         
     :: obtained by extensive simulation).  The 3DSPHERES test gener- ::         
     :: ates 4000 such spheres 20 times.  Each min radius cubed leads ::         
     :: to a uniform variable by means of 1-exp(-r^3/30.), then a     ::         
     ::  KSTEST is done on the 20 p-values.                           ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
               The 3DSPHERES test for file d1bin           
 sample no:  1     r^3= 102.828     p-value= .96753 
 sample no:  2     r^3=  38.879     p-value= .72637 
 sample no:  3     r^3=  38.802     p-value= .72566 
 sample no:  4     r^3=  11.399     p-value= .31613 
 sample no:  5     r^3=  14.289     p-value= .37893 
 sample no:  6     r^3=   5.748     p-value= .17437 
 sample no:  7     r^3=  21.723     p-value= .51525 
 sample no:  8     r^3=  23.658     p-value= .54551 
 sample no:  9     r^3=  87.443     p-value= .94578 
 sample no: 10     r^3=  59.161     p-value= .86083 
 sample no: 11     r^3=  48.727     p-value= .80294 
 sample no: 12     r^3=   4.125     p-value= .12846 
 sample no: 13     r^3=   2.826     p-value= .08991 
 sample no: 14     r^3=  13.584     p-value= .36415 
 sample no: 15     r^3=  39.334     p-value= .73049 
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 sample no: 16     r^3=  31.727     p-value= .65270 
 sample no: 17     r^3=  31.423     p-value= .64916 
 sample no: 18     r^3=   2.751     p-value= .08762 
 sample no: 19     r^3=  27.775     p-value= .60379 
 sample no: 20     r^3=  22.301     p-value= .52450 
  A KS test is applied to those 20 p-values. 
--------------------------------------------------------- 
       3DSPHERES test for file d1bin                p-value= .183216 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::      This is the SQEEZE test                                  ::         
     ::  Random integers are floated to get uniforms on [0,1). Start- ::         
     ::  ing with k=2^31=2147483647, the test finds j, the number of  ::         
     ::  iterations necessary to reduce k to 1, using the reduction   ::         
     ::  k=ceiling(k*U), with U provided by floating integers from    ::         
     ::  the file being tested.  Such j's are found 100,000 times,    ::         
     ::  then counts for the number of times j was <=6,7,...,47,>=48  ::         
     ::  are used to provide a chi-square test for cell frequencies.  ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
            RESULTS OF SQUEEZE TEST FOR d1bin           
         Table of standardized frequency counts 
     ( (obs-exp)/sqrt(exp) )^2 
        for j taking values <=6,7,8,...,47,>=48: 
     -.8     1.8     1.3    -1.4     1.0     -.6 
     -.3    -1.5     -.8     -.5     1.0     -.8 
      .2     -.5    -2.4     1.4    -2.1     -.2 
     -.6     -.5     1.6     1.9     1.1      .8 
     1.5     -.1     -.5     1.1     1.3     -.4 
     -.5     -.1     1.0     -.8     -.2     -.1 
     1.7     -.4      .1     1.5     -.6      .0 
    -1.1 
           Chi-square with 42 degrees of freedom: 48.686 
              z-score=   .729  p-value= .778338 
______________________________________________________________ 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::             The  OVERLAPPING SUMS test                        ::         
     :: Integers are floated to get a sequence U(1),U(2),... of uni-  ::         
     :: form [0,1) variables.  Then overlapping sums,                 ::         
     ::   S(1)=U(1)+...+U(100), S2=U(2)+...+U(101),... are formed.    ::         
     :: The S's are virtually normal with a certain covariance mat-   ::         
     :: rix.  A linear transformation of the S's converts them to a   ::         
     :: sequence of independent standard normals, which are converted ::         
     :: to uniform variables for a KSTEST. The  p-values from ten     ::         
     :: KSTESTs are given still another KSTEST.                       ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
                Test no.  1      p-value  .328789 
                Test no.  2      p-value  .628282 
                Test no.  3      p-value  .490585 
                Test no.  4      p-value  .356692 
                Test no.  5      p-value  .836217 
                Test no.  6      p-value  .176251 
                Test no.  7      p-value  .887524 
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                Test no.  8      p-value  .897336 
                Test no.  9      p-value  .179966 
                Test no. 10      p-value  .175412 
   Results of the OSUM test for d1bin           
        KSTEST on the above 10 p-values:  .159254 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::     This is the RUNS test.  It counts runs up, and runs down, ::         
     :: in a sequence of uniform [0,1) variables, obtained by float-  ::         
     :: ing the 32-bit integers in the specified file. This example   ::         
     :: shows how runs are counted:  .123,.357,.789,.425,.224,.416,.95::         
     :: contains an up-run of length 3, a down-run of length 2 and an ::         
     :: up-run of (at least) 2, depending on the next values.  The    ::         
     :: covariance matrices for the runs-up and runs-down are well    ::         
     :: known, leading to chisquare tests for quadratic forms in the  ::         
     :: weak inverses of the covariance matrices.  Runs are counted   ::         
     :: for sequences of length 10,000.  This is done ten times. Then ::         
     :: repeated.                                                     ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
           The RUNS test for file d1bin           
     Up and down runs in a sample of 10000 
_________________________________________________  
                 Run test for d1bin          : 
       runs up; ks test for 10 p's: .242339 
     runs down; ks test for 10 p's: .750346 
                 Run test for d1bin          : 
       runs up; ks test for 10 p's: .930279 
     runs down; ks test for 10 p's: .587326 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     :: This is the CRAPS TEST. It plays 200,000 games of craps, finds::         
     :: the number of wins and the number of throws necessary to end  ::         
     :: each game.  The number of wins should be (very close to) a    ::         
     :: normal with mean 200000p and variance 200000p(1-p), with      ::         
     :: p=244/495.  Throws necessary to complete the game can vary    ::         
     :: from 1 to infinity, but counts for all>21 are lumped with 21. ::         
     :: A chi-square test is made on the no.-of-throws cell counts.   ::         
     :: Each 32-bit integer from the test file provides the value for ::         
     :: the throw of a die, by floating to [0,1), multiplying by 6    ::         
     :: and taking 1 plus the integer part of the result.             ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
                Results of craps test for d1bin           
  No. of wins:  Observed Expected 
                                98212    98585.86 
                  98212= No. of wins, z-score=-1.672 pvalue= .04725 
   Analysis of Throws-per-Game: 
 Chisq=  28.97 for 20 degrees of freedom, p=  .91165 
               Throws Observed Expected  Chisq     Sum 
                  1    66818    66666.7    .344     .344 
                  2    37465    37654.3    .952    1.295 
                  3    26708    26954.7   2.258    3.554 
                  4    19630    19313.5   5.188    8.742 
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                  5    13942    13851.4    .592    9.334 
                  6     9888     9943.5    .310    9.644 
                  7     6932     7145.0   6.351   15.996 
                  8     5185     5139.1    .410   16.406 
                  9     3830     3699.9   4.577   20.983 
                 10     2658     2666.3    .026   21.009 
                 11     1946     1923.3    .267   21.276 
                 12     1375     1388.7    .136   21.412 
                 13      980     1003.7    .560   21.973 
                 14      720      726.1    .052   22.025 
                 15      538      525.8    .281   22.306 
                 16      359      381.2   1.287   23.593 
                 17      285      276.5    .259   23.852 
                 18      204      200.8    .050   23.902 
                 19      165      146.0   2.477   26.379 
                 20      111      106.2    .216   26.595 
                 21      261      287.1   2.375   28.970 
            SUMMARY  FOR d1bin           
                p-value for no. of wins: .047251 
                p-value for throws/game: .911650 
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 Results of DIEHARD battery of tests sent to file d1out    
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Appendix D. Diehard Test Results for DLL-based RNG 
with the Modified Von Neumann Corrector 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::            This is the BIRTHDAY SPACINGS TEST                 ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
   The 9 p-values were 
        .852559   .579032   .202074   .140017   .726268 
        .449922   .313803   .034697   .648904 
  A KSTEST for the 9 p-values yields  .099358 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::            THE OVERLAPPING 5-PERMUTATION TEST                 ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
           OPERM5 test for file d11bin          
     For a sample of 1,000,000 consecutive 5-tuples, 
 chisquare for 99 degrees of freedom= 98.897; p-value= .515964 
           OPERM5 test for file d11bin          
     For a sample of 1,000,000 consecutive 5-tuples, 
 chisquare for 99 degrees of freedom= 72.910; p-value= .022821 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     :: This is the BINARY RANK TEST for 31x31 matrices.              ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
    Binary rank test for d11bin          
         Rank test for 31x31 binary matrices: 
        rows from leftmost 31 bits of each 32-bit integer 
      rank   observed  expected (o-e)^2/e  sum 
        28       216     211.4   .099304     .099 
        29      5103    5134.0   .187307     .287 
        30     23011   23103.0   .366732     .653 
        31     11670   11551.5  1.215118    1.868 
  chisquare= 1.868 for 3 d. of f.; p-value= .485675 
 
      :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     :: This is the BINARY RANK TEST for 32x32 matrices               ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
    Binary rank test for d11bin          
         Rank test for 32x32 binary matrices: 
        rows from leftmost 32 bits of each 32-bit integer 
      rank   observed  expected (o-e)^2/e  sum 
        29       204     211.4   .260276     .260 
        30      5288    5134.0  4.618776    4.879 
        31     22912   23103.0  1.579831    6.459 
        32     11596   11551.5   .171240    6.630 
  chisquare= 6.630 for 3 d. of f.; p-value= .920344 
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     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     :: This is the BINARY RANK TEST for 6x8 matrices                 ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
   TEST SUMMARY, 25 tests on 100,000 random 6x8 matrices 
 These should be 25 uniform [0,1] random variables: 
     .547019     .518735     .409699     .593021     .831824 
     .157193     .826177     .833724     .840834     .688300 
     .964288     .575887     .478705     .306609     .725766 
     .902957     .275850     .522065     .182574     .401655 
     .184181     .187329     .906712     .440660     .346315 
   brank test summary for d11bin          
       The KS test for those 25 supposed UNI's yields 
                    KS p-value= .507025 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::                   THE BITSTREAM TEST                          ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
 THE OVERLAPPING 20-tuples BITSTREAM  TEST, 20 BITS PER WORD, N words 
   This test uses N=2^21 and samples the bitstream 20 times. 
  No. missing words should average  141909. with sigma=428. 
--------------------------------------------------------- 
tst no 1:  142019 missing words,    .26 sigmas from mean, p-value= .60112 
tst no 2:  141574 missing words,   -.78 sigmas from mean, p-value= .21667 
tst no 3:  142154 missing words,    .57 sigmas from mean, p-value= .71622 
tst no 4:  141531 missing words,   -.88 sigmas from mean, p-value= .18836 
tst no 5:  142487 missing words,   1.35 sigmas from mean, p-value= .91144 
tst no 6:  141870 missing words,   -.09 sigmas from mean, p-value= .46339 
tst no 7:  142066 missing words,    .37 sigmas from mean, p-value= .64284 
tst no 8:  141397 missing words,  -1.20 sigmas from mean, p-value= .11565 
tst no 9:  141829 missing words,   -.19 sigmas from mean, p-value= .42556 
tst no 10: 142228 missing words,    .74 sigmas from mean, p-value= .77173 
tst no 11: 142024 missing words,    .27 sigmas from mean, p-value= .60562 
tst no 12: 141510 missing words,   -.93 sigmas from mean, p-value= .17541 
tst no 13: 142219 missing words,    .72 sigmas from mean, p-value= .76532 
tst no 14: 141472 missing words,  -1.02 sigmas from mean, p-value= .15344 
tst no 15: 141093 missing words,  -1.91 sigmas from mean, p-value= .02824 
tst no 16: 141620 missing words,   -.68 sigmas from mean, p-value= .24952 
tst no 17: 142570 missing words,   1.54 sigmas from mean, p-value= .93866 
tst no 18: 141981 missing words,    .17 sigmas from mean, p-value= .56650 
tst no 19: 141236 missing words,  -1.57 sigmas from mean, p-value= .05784 
tst no 20: 141344 missing words,  -1.32 sigmas from mean, p-value= .09327 
 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::             The tests OPSO, OQSO and DNA                      ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
OPSO test for generator d11bin          
Output: No. missing words (mw), equiv normal variate (z), p-value (p) 
                                                      mw     z     p 
OPSO for d11bin          using bits 23 to 32        141813  -.332  .3699 
OPSO for d11bin          using bits 22 to 31        141973   .220  .5869 
OPSO for d11bin          using bits 21 to 30        141547 -1.249  .1058 
OPSO for d11bin          using bits 20 to 29        142048   .478  .6837 
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OPSO for d11bin          using bits 19 to 28        141788  -.418  .3378 
OPSO for d11bin          using bits 18 to 27        141578 -1.143  .1266 
OPSO for d11bin          using bits 17 to 26        141945   .123  .5489 
OPSO for d11bin          using bits 16 to 25        141627  -.974  .1651 
OPSO for d11bin          using bits 15 to 24        141952   .147  .5585 
OPSO for d11bin          using bits 14 to 23        141735  -.601  .2739 
OPSO for d11bin          using bits 13 to 22        141845  -.222  .4122 
OPSO for d11bin          using bits 12 to 21        141548 -1.246  .1064 
OPSO for d11bin          using bits 11 to 20        141590 -1.101  .1354 
OPSO for d11bin          using bits 10 to 19        142494  2.016  .9781 
OPSO for d11bin          using bits  9 to 18        142516  2.092  .9818 
OPSO for d11bin          using bits  8 to 17        142128   .754  .7746 
OPSO for d11bin          using bits  7 to 16        141860  -.170  .4325 
OPSO for d11bin          using bits  6 to 15        142343  1.495  .9326 
OPSO for d11bin          using bits  5 to 14        141721  -.649  .2580 
OPSO for d11bin          using bits  4 to 13        141980   .244  .5963 
OPSO for d11bin          using bits  3 to 12        141895  -.049  .4803 
OPSO for d11bin          using bits  2 to 11        142009   .344  .6345 
OPSO for d11bin          using bits  1 to 10        141819  -.311  .3777 
 
OQSO test for generator d11bin          
Output: No. missing words (mw), equiv normal variate (z), p-value (p) 
                                                        mw     z     p 
OQSO for d11bin          using bits 28 to 32        141721  -.638  .2616 
OQSO for d11bin          using bits 27 to 31        141899  -.035  .4860 
OQSO for d11bin          using bits 26 to 30        141962   .179  .5709 
OQSO for d11bin          using bits 25 to 29        142296  1.311  .9050 
OQSO for d11bin          using bits 24 to 28        141680  -.777  .2185 
OQSO for d11bin          using bits 23 to 27        141820  -.303  .3810 
OQSO for d11bin          using bits 22 to 26        142216  1.040  .8507 
OQSO for d11bin          using bits 21 to 25        141535 -1.269  .1022 
OQSO for d11bin          using bits 20 to 24        141616  -.994  .1600 
OQSO for d11bin          using bits 19 to 23        142118   .707  .7603 
OQSO for d11bin          using bits 18 to 22        141758  -.513  .3040 
OQSO for d11bin          using bits 17 to 21        141980   .240  .5947 
OQSO for d11bin          using bits 16 to 20        142213  1.029  .8484 
OQSO for d11bin          using bits 15 to 19        142325  1.409  .9206 
OQSO for d11bin          using bits 14 to 18        142224  1.067  .8569 
OQSO for d11bin          using bits 13 to 17        141432 -1.618  .0528 
OQSO for d11bin          using bits 12 to 16        141657  -.855  .1962 
OQSO for d11bin          using bits 11 to 15        142210  1.019  .8460 
OQSO for d11bin          using bits 10 to 14        142018   .368  .6437 
OQSO for d11bin          using bits  9 to 13        141953   .148  .5588 
OQSO for d11bin          using bits  8 to 12        142338  1.453  .9269 
OQSO for d11bin          using bits  7 to 11        142048   .470  .6808 
OQSO for d11bin          using bits  6 to 10        141670  -.811  .2086 
OQSO for d11bin          using bits  5 to  9        142260  1.189  .8827 
OQSO for d11bin          using bits  4 to  8        142096   .633  .7366 
OQSO for d11bin          using bits  3 to  7        141775  -.455  .3244 
OQSO for d11bin          using bits  2 to  6        142027   .399  .6550 
OQSO for d11bin          using bits  1 to  5        141647  -.889  .1869 
 
DNA test for generator d11bin          
Output: No. missing words (mw), equiv normal variate (z), p-value (p) 
                                                      mw     z     p 
DNA for d11bin          using bits 31 to 32        141513 -1.169  .1212 
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DNA for d11bin          using bits 30 to 31        141493 -1.228  .1097 
DNA for d11bin          using bits 29 to 30        141291 -1.824  .0341 
DNA for d11bin          using bits 28 to 29        142129   .648  .7415 
DNA for d11bin          using bits 27 to 28        142081   .506  .6937 
DNA for d11bin          using bits 26 to 27        141911   .005  .5020 
DNA for d11bin          using bits 25 to 26        142282  1.099  .8642 
DNA for d11bin          using bits 24 to 25        142138   .675  .7500 
DNA for d11bin          using bits 23 to 24        142305  1.167  .8784 
DNA for d11bin          using bits 22 to 23        142045   .400  .6555 
DNA for d11bin          using bits 21 to 22        141927   .052  .5208 
DNA for d11bin          using bits 20 to 21        141476 -1.278  .1006 
DNA for d11bin          using bits 19 to 20        142027   .347  .6357 
DNA for d11bin          using bits 18 to 19        142313  1.191  .8831 
DNA for d11bin          using bits 17 to 18        141683  -.668  .2522 
DNA for d11bin          using bits 16 to 17        141827  -.243  .4041 
DNA for d11bin          using bits 15 to 16        141956   .138  .5548 
DNA for d11bin          using bits 14 to 15        141491 -1.234  .1086 
DNA for d11bin          using bits 13 to 14        141930   .061  .5243 
DNA for d11bin          using bits 12 to 13        142158   .734  .7684 
DNA for d11bin          using bits 11 to 12        142387  1.409  .9206 
DNA for d11bin          using bits 10 to 11        142294  1.135  .8718 
DNA for d11bin          using bits  9 to 10        141806  -.305  .3803 
DNA for d11bin          using bits  8 to  9        142337  1.262  .8964 
DNA for d11bin          using bits  7 to  8        141922   .037  .5149 
DNA for d11bin          using bits  6 to  7        141524 -1.137  .1278 
DNA for d11bin          using bits  5 to  6        142216   .905  .8172 
DNA for d11bin          using bits  4 to  5        141975   .194  .5768 
DNA for d11bin          using bits  3 to  4        141729  -.532  .2974 
DNA for d11bin          using bits  2 to  3        141440 -1.384  .0831 
DNA for d11bin          using bits  1 to  2        141431 -1.411  .0791 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::     This is the COUNT-THE-1's TEST on a stream of bytes.      ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
   Test results for d11bin          
 Chi-square with 5^5-5^4=2500 d.of f. for sample size:2560000 
                               chisquare  equiv normal  p-value 
  Results fo COUNT-THE-1's in successive bytes: 
 byte stream for d11bin           2633.78      1.892      .970754 
 byte stream for d11bin           2526.02       .368      .643570 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::     This is the COUNT-THE-1's TEST for specific bytes.        ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
 Chi-square with 5^5-5^4=2500 d.of f. for sample size: 256000 
                          chisquare  equiv normal  p value 
  Results for COUNT-THE-1's in specified bytes: 
           bits  1 to  8  2502.74       .039      .515480 
           bits  2 to  9  2507.58       .107      .542711 
           bits  3 to 10  2638.79      1.963      .975161 
           bits  4 to 11  2640.33      1.985      .976405 
           bits  5 to 12  2595.06      1.344      .910582 
           bits  6 to 13  2626.80      1.793      .963535 
           bits  7 to 14  2587.76      1.241      .892713 
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           bits  8 to 15  2509.95       .141      .555966 
           bits  9 to 16  2473.72      -.372      .355097 
           bits 10 to 17  2492.51      -.106      .457798 
           bits 11 to 18  2507.87       .111      .544289 
           bits 12 to 19  2364.14     -1.921      .027341 
           bits 13 to 20  2518.69       .264      .604222 
           bits 14 to 21  2564.83       .917      .820375 
           bits 15 to 22  2501.72       .024      .509696 
           bits 16 to 23  2596.05      1.358      .912821 
           bits 17 to 24  2547.50       .672      .749130 
           bits 18 to 25  2405.25     -1.340      .090121 
           bits 19 to 26  2609.88      1.554      .939902 
           bits 20 to 27  2531.23       .442      .670642 
           bits 21 to 28  2524.29       .343      .634377 
           bits 22 to 29  2405.70     -1.334      .091166 
           bits 23 to 30  2431.60      -.967      .166694 
           bits 24 to 31  2418.52     -1.152      .124603 
           bits 25 to 32  2496.66      -.047      .481167 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::               THIS IS A PARKING LOT TEST                      ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
           CDPARK: result of ten tests on file d11bin          
            Of 12,000 tries, the average no. of successes 
                 should be 3523 with sigma=21.9 
            Successes: 3514    z-score:  -.411 p-value: .340551 
            Successes: 3510    z-score:  -.594 p-value: .276387 
            Successes: 3543    z-score:   .913 p-value: .819442 
            Successes: 3512    z-score:  -.502 p-value: .307734 
            Successes: 3538    z-score:   .685 p-value: .753306 
            Successes: 3493    z-score: -1.370 p-value: .085365 
            Successes: 3538    z-score:   .685 p-value: .753306 
            Successes: 3499    z-score: -1.096 p-value: .136563 
            Successes: 3524    z-score:   .046 p-value: .518210 
            Successes: 3540    z-score:   .776 p-value: .781201 
  
           square size   avg. no.  parked   sample sigma 
             100.            3521.100       17.193 
            KSTEST for the above 10: p=  .150814 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::               THE MINIMUM DISTANCE TEST                       ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
               This is the MINIMUM DISTANCE test 
              for random integers in the file d11bin          
     Sample no.    d^2     avg     equiv uni             
           5     .0325    .9348     .032101 
          10     .0252    .9132     .024990 
          15     .5097    .8756     .400834 
          20     .8975    .8627     .594252 
          25     .6175   1.0155     .462363 
          30    1.7802   1.3062     .832893 
          35     .0373   1.2388     .036832 
          40    3.0709   1.3279     .954333 
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          45     .6012   1.3276     .453494 
          50    2.7984   1.2860     .939946 
          55     .0409   1.1847     .040281 
          60     .7388   1.1551     .524094 
          65     .2785   1.1268     .244149 
          70     .0470   1.1216     .046166 
          75     .4693   1.0770     .376056 
          80     .0395   1.0410     .038903 
          85     .0351    .9958     .034691 
          90    2.0689   1.0192     .874983 
          95     .0074   1.0169     .007437 
         100     .0419   1.0233     .041233 
     MINIMUM DISTANCE TEST for d11bin          
          Result of KS test on 20 transformed mindist^2's: 
                                  p-value= .862979 
 
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$  
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::              THE 3DSPHERES TEST                               ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
 
               The 3DSPHERES test for file d11bin          
 sample no:  1     r^3=   4.011     p-value= .12515 
 sample no:  2     r^3=  56.222     p-value= .84650 
 sample no:  3     r^3=  30.593     p-value= .63933 
 sample no:  4     r^3=  15.715     p-value= .40775 
 sample no:  5     r^3=  49.868     p-value= .81029 
 sample no:  6     r^3=  32.296     p-value= .65923 
 sample no:  7     r^3=  82.573     p-value= .93623 
 sample no:  8     r^3=  28.254     p-value= .61008 
 sample no:  9     r^3=  19.457     p-value= .47720 
 sample no: 10     r^3=  19.992     p-value= .48645 
 sample no: 11     r^3=  11.267     p-value= .31310 
 sample no: 12     r^3=  18.247     p-value= .45570 
 sample no: 13     r^3=   2.726     p-value= .08686 
 sample no: 14     r^3=  11.050     p-value= .30811 
 sample no: 15     r^3=  12.423     p-value= .33907 
 sample no: 16     r^3=  19.996     p-value= .48652 
 sample no: 17     r^3=  12.793     p-value= .34716 
 sample no: 18     r^3=  20.675     p-value= .49801 
 sample no: 19     r^3=  18.166     p-value= .45422 
 sample no: 20     r^3=   8.134     p-value= .23750 
  A KS test is applied to those 20 p-values. 
--------------------------------------------------------- 
       3DSPHERES test for file d11bin               p-value= .654979 
 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::      This is the SQEEZE test                                  ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
            RESULTS OF SQUEEZE TEST FOR d11bin          
         Table of standardized frequency counts 
     ( (obs-exp)/sqrt(exp) )^2 
        for j taking values <=6,7,8,...,47,>=48: 
    -1.5     -.7      .1    -1.0     -.1      .3 
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      .2     -.8      .6      .4      .2     -.6 
     -.6      .6    -1.3     -.9      .3      .0 
      .9     -.4      .5     -.3     1.8     -.6 
    -1.6      .1      .4      .9      .6     1.3 
     -.3     -.7      .6     2.0      .8      .1 
     -.2     -.1      .1    -1.3      .9      .0 
    -1.1 
           Chi-square with 42 degrees of freedom: 27.584 
              z-score= -1.573  p-value= .042261 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::             The  OVERLAPPING SUMS test                        ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
                Test no.  1      p-value  .476134 
                Test no.  2      p-value  .569045 
                Test no.  3      p-value  .300827 
                Test no.  4      p-value  .062252 
                Test no.  5      p-value  .083605 
                Test no.  6      p-value  .569161 
                Test no.  7      p-value  .499716 
                Test no.  8      p-value  .700330 
                Test no.  9      p-value  .649824 
                Test no. 10      p-value  .340612 
   Results of the OSUM test for d11bin          
        KSTEST on the above 10 p-values:  .600510 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     ::     This is the RUNS test.                                    ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
           The RUNS test for file d11bin          
     Up and down runs in a sample of 10000 
_________________________________________________  
                 Run test for d11bin         : 
       runs up; ks test for 10 p's: .744478 
     runs down; ks test for 10 p's: .924207 
                 Run test for d11bin         : 
       runs up; ks test for 10 p's: .180330 
     runs down; ks test for 10 p's: .899578 
 
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
     :: This is the CRAPS TEST.                                       ::         
     :::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::         
                Results of craps test for d11bin          
  No. of wins:  Observed Expected 
                                98872    98585.86 
                  98872= No. of wins, z-score= 1.280 pvalue= .89969 
   Analysis of Throws-per-Game: 
 Chisq=  19.19 for 20 degrees of freedom, p=  .49042 
               Throws Observed Expected  Chisq     Sum 
                  1    66868    66666.7    .608     .608 
                  2    37479    37654.3    .816    1.424 
                  3    27091    26954.7    .689    2.113 
                  4    19445    19313.5    .896    3.009 
                  5    13863    13851.4    .010    3.019 
                  6     9810     9943.5   1.793    4.812 
                  7     7207     7145.0    .538    5.350 
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                  8     4994     5139.1   4.095    9.445 
                  9     3691     3699.9    .021    9.466 
                 10     2591     2666.3   2.126   11.593 
                 11     1937     1923.3    .097   11.690 
                 12     1422     1388.7    .797   12.486 
                 13     1006     1003.7    .005   12.492 
                 14      729      726.1    .011   12.503 
                 15      518      525.8    .117   12.620 
                 16      361      381.2   1.065   13.685 
                 17      298      276.5   1.665   15.350 
                 18      187      200.8    .952   16.303 
                 19      143      146.0    .061   16.364 
                 20       97      106.2    .800   17.163 
                 21      263      287.1   2.026   19.189 
            SUMMARY  FOR d11bin          
                p-value for no. of wins: .899690 
                p-value for throws/game: .490416 
 
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$ 
 
 Results of DIEHARD battery of tests sent to file d11out          
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